]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * OHCI HCD (Host Controller Driver) for USB. | |
dd9048af | 3 | * |
1da177e4 LT |
4 | * (C) Copyright 1999 Roman Weissgaerber <weissg@vienna.at> |
5 | * (C) Copyright 2000-2002 David Brownell <dbrownell@users.sourceforge.net> | |
dd9048af | 6 | * |
1da177e4 LT |
7 | * This file is licenced under the GPL. |
8 | */ | |
9 | ||
7d12e780 DH |
10 | #include <linux/irq.h> |
11 | ||
1da177e4 LT |
12 | static void urb_free_priv (struct ohci_hcd *hc, urb_priv_t *urb_priv) |
13 | { | |
14 | int last = urb_priv->length - 1; | |
15 | ||
16 | if (last >= 0) { | |
17 | int i; | |
18 | struct td *td; | |
19 | ||
20 | for (i = 0; i <= last; i++) { | |
21 | td = urb_priv->td [i]; | |
22 | if (td) | |
23 | td_free (hc, td); | |
24 | } | |
25 | } | |
26 | ||
27 | list_del (&urb_priv->pending); | |
28 | kfree (urb_priv); | |
29 | } | |
30 | ||
31 | /*-------------------------------------------------------------------------*/ | |
32 | ||
33 | /* | |
34 | * URB goes back to driver, and isn't reissued. | |
35 | * It's completely gone from HC data structures. | |
36 | * PRECONDITION: ohci lock held, irqs blocked. | |
37 | */ | |
38 | static void | |
7d12e780 | 39 | finish_urb (struct ohci_hcd *ohci, struct urb *urb) |
1da177e4 LT |
40 | __releases(ohci->lock) |
41 | __acquires(ohci->lock) | |
42 | { | |
43 | // ASSERT (urb->hcpriv != 0); | |
44 | ||
45 | urb_free_priv (ohci, urb->hcpriv); | |
1da177e4 LT |
46 | |
47 | spin_lock (&urb->lock); | |
48 | if (likely (urb->status == -EINPROGRESS)) | |
49 | urb->status = 0; | |
1da177e4 LT |
50 | spin_unlock (&urb->lock); |
51 | ||
52 | switch (usb_pipetype (urb->pipe)) { | |
53 | case PIPE_ISOCHRONOUS: | |
54 | ohci_to_hcd(ohci)->self.bandwidth_isoc_reqs--; | |
55 | break; | |
56 | case PIPE_INTERRUPT: | |
57 | ohci_to_hcd(ohci)->self.bandwidth_int_reqs--; | |
58 | break; | |
59 | } | |
60 | ||
61 | #ifdef OHCI_VERBOSE_DEBUG | |
62 | urb_print (urb, "RET", usb_pipeout (urb->pipe)); | |
63 | #endif | |
64 | ||
65 | /* urb->complete() can reenter this HCD */ | |
e9df41c5 | 66 | usb_hcd_unlink_urb_from_ep(ohci_to_hcd(ohci), urb); |
1da177e4 | 67 | spin_unlock (&ohci->lock); |
7d12e780 | 68 | usb_hcd_giveback_urb (ohci_to_hcd(ohci), urb); |
1da177e4 LT |
69 | spin_lock (&ohci->lock); |
70 | ||
71 | /* stop periodic dma if it's not needed */ | |
72 | if (ohci_to_hcd(ohci)->self.bandwidth_isoc_reqs == 0 | |
73 | && ohci_to_hcd(ohci)->self.bandwidth_int_reqs == 0) { | |
74 | ohci->hc_control &= ~(OHCI_CTRL_PLE|OHCI_CTRL_IE); | |
75 | ohci_writel (ohci, ohci->hc_control, &ohci->regs->control); | |
76 | } | |
77 | } | |
78 | ||
79 | ||
80 | /*-------------------------------------------------------------------------* | |
81 | * ED handling functions | |
dd9048af | 82 | *-------------------------------------------------------------------------*/ |
1da177e4 LT |
83 | |
84 | /* search for the right schedule branch to use for a periodic ed. | |
85 | * does some load balancing; returns the branch, or negative errno. | |
86 | */ | |
87 | static int balance (struct ohci_hcd *ohci, int interval, int load) | |
88 | { | |
89 | int i, branch = -ENOSPC; | |
90 | ||
91 | /* iso periods can be huge; iso tds specify frame numbers */ | |
92 | if (interval > NUM_INTS) | |
93 | interval = NUM_INTS; | |
94 | ||
95 | /* search for the least loaded schedule branch of that period | |
96 | * that has enough bandwidth left unreserved. | |
97 | */ | |
98 | for (i = 0; i < interval ; i++) { | |
99 | if (branch < 0 || ohci->load [branch] > ohci->load [i]) { | |
1da177e4 LT |
100 | int j; |
101 | ||
102 | /* usb 1.1 says 90% of one frame */ | |
103 | for (j = i; j < NUM_INTS; j += interval) { | |
104 | if ((ohci->load [j] + load) > 900) | |
105 | break; | |
106 | } | |
107 | if (j < NUM_INTS) | |
108 | continue; | |
dd9048af | 109 | branch = i; |
1da177e4 LT |
110 | } |
111 | } | |
112 | return branch; | |
113 | } | |
114 | ||
115 | /*-------------------------------------------------------------------------*/ | |
116 | ||
117 | /* both iso and interrupt requests have periods; this routine puts them | |
118 | * into the schedule tree in the apppropriate place. most iso devices use | |
119 | * 1msec periods, but that's not required. | |
120 | */ | |
121 | static void periodic_link (struct ohci_hcd *ohci, struct ed *ed) | |
122 | { | |
123 | unsigned i; | |
124 | ||
125 | ohci_vdbg (ohci, "link %sed %p branch %d [%dus.], interval %d\n", | |
126 | (ed->hwINFO & cpu_to_hc32 (ohci, ED_ISO)) ? "iso " : "", | |
127 | ed, ed->branch, ed->load, ed->interval); | |
128 | ||
129 | for (i = ed->branch; i < NUM_INTS; i += ed->interval) { | |
130 | struct ed **prev = &ohci->periodic [i]; | |
131 | __hc32 *prev_p = &ohci->hcca->int_table [i]; | |
132 | struct ed *here = *prev; | |
133 | ||
134 | /* sorting each branch by period (slow before fast) | |
135 | * lets us share the faster parts of the tree. | |
136 | * (plus maybe: put interrupt eds before iso) | |
137 | */ | |
138 | while (here && ed != here) { | |
139 | if (ed->interval > here->interval) | |
140 | break; | |
141 | prev = &here->ed_next; | |
142 | prev_p = &here->hwNextED; | |
143 | here = *prev; | |
144 | } | |
145 | if (ed != here) { | |
146 | ed->ed_next = here; | |
147 | if (here) | |
148 | ed->hwNextED = *prev_p; | |
149 | wmb (); | |
150 | *prev = ed; | |
151 | *prev_p = cpu_to_hc32(ohci, ed->dma); | |
152 | wmb(); | |
153 | } | |
154 | ohci->load [i] += ed->load; | |
155 | } | |
156 | ohci_to_hcd(ohci)->self.bandwidth_allocated += ed->load / ed->interval; | |
157 | } | |
158 | ||
159 | /* link an ed into one of the HC chains */ | |
160 | ||
161 | static int ed_schedule (struct ohci_hcd *ohci, struct ed *ed) | |
dd9048af | 162 | { |
1da177e4 LT |
163 | int branch; |
164 | ||
165 | if (ohci_to_hcd(ohci)->state == HC_STATE_QUIESCING) | |
166 | return -EAGAIN; | |
167 | ||
168 | ed->state = ED_OPER; | |
169 | ed->ed_prev = NULL; | |
170 | ed->ed_next = NULL; | |
171 | ed->hwNextED = 0; | |
89a0fd18 MN |
172 | if (quirk_zfmicro(ohci) |
173 | && (ed->type == PIPE_INTERRUPT) | |
174 | && !(ohci->eds_scheduled++)) | |
175 | mod_timer(&ohci->unlink_watchdog, round_jiffies_relative(HZ)); | |
1da177e4 LT |
176 | wmb (); |
177 | ||
178 | /* we care about rm_list when setting CLE/BLE in case the HC was at | |
179 | * work on some TD when CLE/BLE was turned off, and isn't quiesced | |
180 | * yet. finish_unlinks() restarts as needed, some upcoming INTR_SF. | |
181 | * | |
182 | * control and bulk EDs are doubly linked (ed_next, ed_prev), but | |
183 | * periodic ones are singly linked (ed_next). that's because the | |
184 | * periodic schedule encodes a tree like figure 3-5 in the ohci | |
185 | * spec: each qh can have several "previous" nodes, and the tree | |
186 | * doesn't have unused/idle descriptors. | |
187 | */ | |
188 | switch (ed->type) { | |
189 | case PIPE_CONTROL: | |
190 | if (ohci->ed_controltail == NULL) { | |
191 | WARN_ON (ohci->hc_control & OHCI_CTRL_CLE); | |
192 | ohci_writel (ohci, ed->dma, | |
193 | &ohci->regs->ed_controlhead); | |
194 | } else { | |
195 | ohci->ed_controltail->ed_next = ed; | |
196 | ohci->ed_controltail->hwNextED = cpu_to_hc32 (ohci, | |
197 | ed->dma); | |
198 | } | |
199 | ed->ed_prev = ohci->ed_controltail; | |
200 | if (!ohci->ed_controltail && !ohci->ed_rm_list) { | |
201 | wmb(); | |
202 | ohci->hc_control |= OHCI_CTRL_CLE; | |
203 | ohci_writel (ohci, 0, &ohci->regs->ed_controlcurrent); | |
204 | ohci_writel (ohci, ohci->hc_control, | |
205 | &ohci->regs->control); | |
206 | } | |
207 | ohci->ed_controltail = ed; | |
208 | break; | |
209 | ||
210 | case PIPE_BULK: | |
211 | if (ohci->ed_bulktail == NULL) { | |
212 | WARN_ON (ohci->hc_control & OHCI_CTRL_BLE); | |
213 | ohci_writel (ohci, ed->dma, &ohci->regs->ed_bulkhead); | |
214 | } else { | |
215 | ohci->ed_bulktail->ed_next = ed; | |
216 | ohci->ed_bulktail->hwNextED = cpu_to_hc32 (ohci, | |
217 | ed->dma); | |
218 | } | |
219 | ed->ed_prev = ohci->ed_bulktail; | |
220 | if (!ohci->ed_bulktail && !ohci->ed_rm_list) { | |
221 | wmb(); | |
222 | ohci->hc_control |= OHCI_CTRL_BLE; | |
223 | ohci_writel (ohci, 0, &ohci->regs->ed_bulkcurrent); | |
224 | ohci_writel (ohci, ohci->hc_control, | |
225 | &ohci->regs->control); | |
226 | } | |
227 | ohci->ed_bulktail = ed; | |
228 | break; | |
229 | ||
230 | // case PIPE_INTERRUPT: | |
231 | // case PIPE_ISOCHRONOUS: | |
232 | default: | |
233 | branch = balance (ohci, ed->interval, ed->load); | |
234 | if (branch < 0) { | |
235 | ohci_dbg (ohci, | |
236 | "ERR %d, interval %d msecs, load %d\n", | |
237 | branch, ed->interval, ed->load); | |
238 | // FIXME if there are TDs queued, fail them! | |
239 | return branch; | |
240 | } | |
241 | ed->branch = branch; | |
242 | periodic_link (ohci, ed); | |
dd9048af | 243 | } |
1da177e4 LT |
244 | |
245 | /* the HC may not see the schedule updates yet, but if it does | |
246 | * then they'll be properly ordered. | |
247 | */ | |
248 | return 0; | |
249 | } | |
250 | ||
251 | /*-------------------------------------------------------------------------*/ | |
252 | ||
253 | /* scan the periodic table to find and unlink this ED */ | |
254 | static void periodic_unlink (struct ohci_hcd *ohci, struct ed *ed) | |
255 | { | |
256 | int i; | |
257 | ||
258 | for (i = ed->branch; i < NUM_INTS; i += ed->interval) { | |
259 | struct ed *temp; | |
260 | struct ed **prev = &ohci->periodic [i]; | |
261 | __hc32 *prev_p = &ohci->hcca->int_table [i]; | |
262 | ||
263 | while (*prev && (temp = *prev) != ed) { | |
264 | prev_p = &temp->hwNextED; | |
265 | prev = &temp->ed_next; | |
266 | } | |
267 | if (*prev) { | |
268 | *prev_p = ed->hwNextED; | |
269 | *prev = ed->ed_next; | |
270 | } | |
271 | ohci->load [i] -= ed->load; | |
dd9048af | 272 | } |
1da177e4 LT |
273 | ohci_to_hcd(ohci)->self.bandwidth_allocated -= ed->load / ed->interval; |
274 | ||
275 | ohci_vdbg (ohci, "unlink %sed %p branch %d [%dus.], interval %d\n", | |
276 | (ed->hwINFO & cpu_to_hc32 (ohci, ED_ISO)) ? "iso " : "", | |
277 | ed, ed->branch, ed->load, ed->interval); | |
278 | } | |
279 | ||
dd9048af | 280 | /* unlink an ed from one of the HC chains. |
1da177e4 LT |
281 | * just the link to the ed is unlinked. |
282 | * the link from the ed still points to another operational ed or 0 | |
283 | * so the HC can eventually finish the processing of the unlinked ed | |
284 | * (assuming it already started that, which needn't be true). | |
285 | * | |
286 | * ED_UNLINK is a transient state: the HC may still see this ED, but soon | |
287 | * it won't. ED_SKIP means the HC will finish its current transaction, | |
288 | * but won't start anything new. The TD queue may still grow; device | |
289 | * drivers don't know about this HCD-internal state. | |
290 | * | |
291 | * When the HC can't see the ED, something changes ED_UNLINK to one of: | |
292 | * | |
293 | * - ED_OPER: when there's any request queued, the ED gets rescheduled | |
294 | * immediately. HC should be working on them. | |
295 | * | |
296 | * - ED_IDLE: when there's no TD queue. there's no reason for the HC | |
297 | * to care about this ED; safe to disable the endpoint. | |
298 | * | |
299 | * When finish_unlinks() runs later, after SOF interrupt, it will often | |
300 | * complete one or more URB unlinks before making that state change. | |
301 | */ | |
dd9048af | 302 | static void ed_deschedule (struct ohci_hcd *ohci, struct ed *ed) |
1da177e4 LT |
303 | { |
304 | ed->hwINFO |= cpu_to_hc32 (ohci, ED_SKIP); | |
305 | wmb (); | |
306 | ed->state = ED_UNLINK; | |
307 | ||
308 | /* To deschedule something from the control or bulk list, just | |
309 | * clear CLE/BLE and wait. There's no safe way to scrub out list | |
310 | * head/current registers until later, and "later" isn't very | |
311 | * tightly specified. Figure 6-5 and Section 6.4.2.2 show how | |
312 | * the HC is reading the ED queues (while we modify them). | |
313 | * | |
314 | * For now, ed_schedule() is "later". It might be good paranoia | |
315 | * to scrub those registers in finish_unlinks(), in case of bugs | |
316 | * that make the HC try to use them. | |
317 | */ | |
318 | switch (ed->type) { | |
319 | case PIPE_CONTROL: | |
320 | /* remove ED from the HC's list: */ | |
321 | if (ed->ed_prev == NULL) { | |
322 | if (!ed->hwNextED) { | |
323 | ohci->hc_control &= ~OHCI_CTRL_CLE; | |
324 | ohci_writel (ohci, ohci->hc_control, | |
325 | &ohci->regs->control); | |
326 | // a ohci_readl() later syncs CLE with the HC | |
327 | } else | |
328 | ohci_writel (ohci, | |
329 | hc32_to_cpup (ohci, &ed->hwNextED), | |
330 | &ohci->regs->ed_controlhead); | |
331 | } else { | |
332 | ed->ed_prev->ed_next = ed->ed_next; | |
333 | ed->ed_prev->hwNextED = ed->hwNextED; | |
334 | } | |
335 | /* remove ED from the HCD's list: */ | |
336 | if (ohci->ed_controltail == ed) { | |
337 | ohci->ed_controltail = ed->ed_prev; | |
338 | if (ohci->ed_controltail) | |
339 | ohci->ed_controltail->ed_next = NULL; | |
340 | } else if (ed->ed_next) { | |
341 | ed->ed_next->ed_prev = ed->ed_prev; | |
342 | } | |
343 | break; | |
344 | ||
345 | case PIPE_BULK: | |
346 | /* remove ED from the HC's list: */ | |
347 | if (ed->ed_prev == NULL) { | |
348 | if (!ed->hwNextED) { | |
349 | ohci->hc_control &= ~OHCI_CTRL_BLE; | |
350 | ohci_writel (ohci, ohci->hc_control, | |
351 | &ohci->regs->control); | |
352 | // a ohci_readl() later syncs BLE with the HC | |
353 | } else | |
354 | ohci_writel (ohci, | |
355 | hc32_to_cpup (ohci, &ed->hwNextED), | |
356 | &ohci->regs->ed_bulkhead); | |
357 | } else { | |
358 | ed->ed_prev->ed_next = ed->ed_next; | |
359 | ed->ed_prev->hwNextED = ed->hwNextED; | |
360 | } | |
361 | /* remove ED from the HCD's list: */ | |
362 | if (ohci->ed_bulktail == ed) { | |
363 | ohci->ed_bulktail = ed->ed_prev; | |
364 | if (ohci->ed_bulktail) | |
365 | ohci->ed_bulktail->ed_next = NULL; | |
366 | } else if (ed->ed_next) { | |
367 | ed->ed_next->ed_prev = ed->ed_prev; | |
368 | } | |
369 | break; | |
370 | ||
371 | // case PIPE_INTERRUPT: | |
372 | // case PIPE_ISOCHRONOUS: | |
373 | default: | |
374 | periodic_unlink (ohci, ed); | |
375 | break; | |
376 | } | |
377 | } | |
378 | ||
379 | ||
380 | /*-------------------------------------------------------------------------*/ | |
381 | ||
382 | /* get and maybe (re)init an endpoint. init _should_ be done only as part | |
383 | * of enumeration, usb_set_configuration() or usb_set_interface(). | |
384 | */ | |
385 | static struct ed *ed_get ( | |
386 | struct ohci_hcd *ohci, | |
387 | struct usb_host_endpoint *ep, | |
388 | struct usb_device *udev, | |
389 | unsigned int pipe, | |
390 | int interval | |
391 | ) { | |
dd9048af | 392 | struct ed *ed; |
1da177e4 LT |
393 | unsigned long flags; |
394 | ||
395 | spin_lock_irqsave (&ohci->lock, flags); | |
396 | ||
397 | if (!(ed = ep->hcpriv)) { | |
398 | struct td *td; | |
399 | int is_out; | |
400 | u32 info; | |
401 | ||
402 | ed = ed_alloc (ohci, GFP_ATOMIC); | |
403 | if (!ed) { | |
404 | /* out of memory */ | |
405 | goto done; | |
406 | } | |
407 | ||
dd9048af | 408 | /* dummy td; end of td list for ed */ |
1da177e4 | 409 | td = td_alloc (ohci, GFP_ATOMIC); |
dd9048af | 410 | if (!td) { |
1da177e4 LT |
411 | /* out of memory */ |
412 | ed_free (ohci, ed); | |
413 | ed = NULL; | |
414 | goto done; | |
415 | } | |
416 | ed->dummy = td; | |
417 | ed->hwTailP = cpu_to_hc32 (ohci, td->td_dma); | |
418 | ed->hwHeadP = ed->hwTailP; /* ED_C, ED_H zeroed */ | |
419 | ed->state = ED_IDLE; | |
420 | ||
421 | is_out = !(ep->desc.bEndpointAddress & USB_DIR_IN); | |
422 | ||
423 | /* FIXME usbcore changes dev->devnum before SET_ADDRESS | |
424 | * suceeds ... otherwise we wouldn't need "pipe". | |
425 | */ | |
426 | info = usb_pipedevice (pipe); | |
427 | ed->type = usb_pipetype(pipe); | |
428 | ||
429 | info |= (ep->desc.bEndpointAddress & ~USB_DIR_IN) << 7; | |
430 | info |= le16_to_cpu(ep->desc.wMaxPacketSize) << 16; | |
431 | if (udev->speed == USB_SPEED_LOW) | |
432 | info |= ED_LOWSPEED; | |
433 | /* only control transfers store pids in tds */ | |
434 | if (ed->type != PIPE_CONTROL) { | |
435 | info |= is_out ? ED_OUT : ED_IN; | |
436 | if (ed->type != PIPE_BULK) { | |
437 | /* periodic transfers... */ | |
438 | if (ed->type == PIPE_ISOCHRONOUS) | |
439 | info |= ED_ISO; | |
440 | else if (interval > 32) /* iso can be bigger */ | |
441 | interval = 32; | |
442 | ed->interval = interval; | |
443 | ed->load = usb_calc_bus_time ( | |
444 | udev->speed, !is_out, | |
445 | ed->type == PIPE_ISOCHRONOUS, | |
446 | le16_to_cpu(ep->desc.wMaxPacketSize)) | |
447 | / 1000; | |
448 | } | |
449 | } | |
450 | ed->hwINFO = cpu_to_hc32(ohci, info); | |
451 | ||
452 | ep->hcpriv = ed; | |
453 | } | |
454 | ||
455 | done: | |
456 | spin_unlock_irqrestore (&ohci->lock, flags); | |
dd9048af | 457 | return ed; |
1da177e4 LT |
458 | } |
459 | ||
460 | /*-------------------------------------------------------------------------*/ | |
461 | ||
462 | /* request unlinking of an endpoint from an operational HC. | |
463 | * put the ep on the rm_list | |
464 | * real work is done at the next start frame (SF) hardware interrupt | |
465 | * caller guarantees HCD is running, so hardware access is safe, | |
466 | * and that ed->state is ED_OPER | |
467 | */ | |
468 | static void start_ed_unlink (struct ohci_hcd *ohci, struct ed *ed) | |
dd9048af | 469 | { |
1da177e4 LT |
470 | ed->hwINFO |= cpu_to_hc32 (ohci, ED_DEQUEUE); |
471 | ed_deschedule (ohci, ed); | |
472 | ||
473 | /* rm_list is just singly linked, for simplicity */ | |
474 | ed->ed_next = ohci->ed_rm_list; | |
475 | ed->ed_prev = NULL; | |
476 | ohci->ed_rm_list = ed; | |
477 | ||
478 | /* enable SOF interrupt */ | |
479 | ohci_writel (ohci, OHCI_INTR_SF, &ohci->regs->intrstatus); | |
480 | ohci_writel (ohci, OHCI_INTR_SF, &ohci->regs->intrenable); | |
481 | // flush those writes, and get latest HCCA contents | |
482 | (void) ohci_readl (ohci, &ohci->regs->control); | |
483 | ||
484 | /* SF interrupt might get delayed; record the frame counter value that | |
485 | * indicates when the HC isn't looking at it, so concurrent unlinks | |
486 | * behave. frame_no wraps every 2^16 msec, and changes right before | |
487 | * SF is triggered. | |
488 | */ | |
489 | ed->tick = ohci_frame_no(ohci) + 1; | |
490 | ||
491 | } | |
492 | ||
493 | /*-------------------------------------------------------------------------* | |
494 | * TD handling functions | |
495 | *-------------------------------------------------------------------------*/ | |
496 | ||
497 | /* enqueue next TD for this URB (OHCI spec 5.2.8.2) */ | |
498 | ||
499 | static void | |
500 | td_fill (struct ohci_hcd *ohci, u32 info, | |
501 | dma_addr_t data, int len, | |
502 | struct urb *urb, int index) | |
503 | { | |
504 | struct td *td, *td_pt; | |
505 | struct urb_priv *urb_priv = urb->hcpriv; | |
506 | int is_iso = info & TD_ISO; | |
507 | int hash; | |
508 | ||
509 | // ASSERT (index < urb_priv->length); | |
510 | ||
511 | /* aim for only one interrupt per urb. mostly applies to control | |
512 | * and iso; other urbs rarely need more than one TD per urb. | |
513 | * this way, only final tds (or ones with an error) cause IRQs. | |
514 | * at least immediately; use DI=6 in case any control request is | |
515 | * tempted to die part way through. (and to force the hc to flush | |
516 | * its donelist soonish, even on unlink paths.) | |
517 | * | |
518 | * NOTE: could delay interrupts even for the last TD, and get fewer | |
519 | * interrupts ... increasing per-urb latency by sharing interrupts. | |
520 | * Drivers that queue bulk urbs may request that behavior. | |
521 | */ | |
522 | if (index != (urb_priv->length - 1) | |
523 | || (urb->transfer_flags & URB_NO_INTERRUPT)) | |
524 | info |= TD_DI_SET (6); | |
525 | ||
526 | /* use this td as the next dummy */ | |
527 | td_pt = urb_priv->td [index]; | |
528 | ||
529 | /* fill the old dummy TD */ | |
530 | td = urb_priv->td [index] = urb_priv->ed->dummy; | |
531 | urb_priv->ed->dummy = td_pt; | |
532 | ||
533 | td->ed = urb_priv->ed; | |
534 | td->next_dl_td = NULL; | |
535 | td->index = index; | |
dd9048af | 536 | td->urb = urb; |
1da177e4 LT |
537 | td->data_dma = data; |
538 | if (!len) | |
539 | data = 0; | |
540 | ||
541 | td->hwINFO = cpu_to_hc32 (ohci, info); | |
542 | if (is_iso) { | |
543 | td->hwCBP = cpu_to_hc32 (ohci, data & 0xFFFFF000); | |
544 | *ohci_hwPSWp(ohci, td, 0) = cpu_to_hc16 (ohci, | |
545 | (data & 0x0FFF) | 0xE000); | |
546 | td->ed->last_iso = info & 0xffff; | |
547 | } else { | |
dd9048af DB |
548 | td->hwCBP = cpu_to_hc32 (ohci, data); |
549 | } | |
1da177e4 LT |
550 | if (data) |
551 | td->hwBE = cpu_to_hc32 (ohci, data + len - 1); | |
552 | else | |
553 | td->hwBE = 0; | |
554 | td->hwNextTD = cpu_to_hc32 (ohci, td_pt->td_dma); | |
555 | ||
556 | /* append to queue */ | |
557 | list_add_tail (&td->td_list, &td->ed->td_list); | |
558 | ||
559 | /* hash it for later reverse mapping */ | |
560 | hash = TD_HASH_FUNC (td->td_dma); | |
561 | td->td_hash = ohci->td_hash [hash]; | |
562 | ohci->td_hash [hash] = td; | |
563 | ||
564 | /* HC might read the TD (or cachelines) right away ... */ | |
565 | wmb (); | |
566 | td->ed->hwTailP = td->hwNextTD; | |
567 | } | |
568 | ||
569 | /*-------------------------------------------------------------------------*/ | |
570 | ||
571 | /* Prepare all TDs of a transfer, and queue them onto the ED. | |
572 | * Caller guarantees HC is active. | |
573 | * Usually the ED is already on the schedule, so TDs might be | |
574 | * processed as soon as they're queued. | |
575 | */ | |
576 | static void td_submit_urb ( | |
577 | struct ohci_hcd *ohci, | |
578 | struct urb *urb | |
579 | ) { | |
580 | struct urb_priv *urb_priv = urb->hcpriv; | |
581 | dma_addr_t data; | |
582 | int data_len = urb->transfer_buffer_length; | |
583 | int cnt = 0; | |
584 | u32 info = 0; | |
585 | int is_out = usb_pipeout (urb->pipe); | |
586 | int periodic = 0; | |
587 | ||
588 | /* OHCI handles the bulk/interrupt data toggles itself. We just | |
589 | * use the device toggle bits for resetting, and rely on the fact | |
590 | * that resetting toggle is meaningless if the endpoint is active. | |
591 | */ | |
dd9048af | 592 | if (!usb_gettoggle (urb->dev, usb_pipeendpoint (urb->pipe), is_out)) { |
1da177e4 LT |
593 | usb_settoggle (urb->dev, usb_pipeendpoint (urb->pipe), |
594 | is_out, 1); | |
595 | urb_priv->ed->hwHeadP &= ~cpu_to_hc32 (ohci, ED_C); | |
596 | } | |
597 | ||
598 | urb_priv->td_cnt = 0; | |
599 | list_add (&urb_priv->pending, &ohci->pending); | |
600 | ||
601 | if (data_len) | |
602 | data = urb->transfer_dma; | |
603 | else | |
604 | data = 0; | |
605 | ||
606 | /* NOTE: TD_CC is set so we can tell which TDs the HC processed by | |
607 | * using TD_CC_GET, as well as by seeing them on the done list. | |
608 | * (CC = NotAccessed ... 0x0F, or 0x0E in PSWs for ISO.) | |
609 | */ | |
610 | switch (urb_priv->ed->type) { | |
611 | ||
612 | /* Bulk and interrupt are identical except for where in the schedule | |
613 | * their EDs live. | |
614 | */ | |
615 | case PIPE_INTERRUPT: | |
616 | /* ... and periodic urbs have extra accounting */ | |
617 | periodic = ohci_to_hcd(ohci)->self.bandwidth_int_reqs++ == 0 | |
618 | && ohci_to_hcd(ohci)->self.bandwidth_isoc_reqs == 0; | |
619 | /* FALLTHROUGH */ | |
620 | case PIPE_BULK: | |
621 | info = is_out | |
622 | ? TD_T_TOGGLE | TD_CC | TD_DP_OUT | |
623 | : TD_T_TOGGLE | TD_CC | TD_DP_IN; | |
624 | /* TDs _could_ transfer up to 8K each */ | |
625 | while (data_len > 4096) { | |
626 | td_fill (ohci, info, data, 4096, urb, cnt); | |
627 | data += 4096; | |
628 | data_len -= 4096; | |
629 | cnt++; | |
630 | } | |
631 | /* maybe avoid ED halt on final TD short read */ | |
632 | if (!(urb->transfer_flags & URB_SHORT_NOT_OK)) | |
633 | info |= TD_R; | |
634 | td_fill (ohci, info, data, data_len, urb, cnt); | |
635 | cnt++; | |
636 | if ((urb->transfer_flags & URB_ZERO_PACKET) | |
637 | && cnt < urb_priv->length) { | |
638 | td_fill (ohci, info, 0, 0, urb, cnt); | |
639 | cnt++; | |
640 | } | |
641 | /* maybe kickstart bulk list */ | |
642 | if (urb_priv->ed->type == PIPE_BULK) { | |
643 | wmb (); | |
644 | ohci_writel (ohci, OHCI_BLF, &ohci->regs->cmdstatus); | |
645 | } | |
646 | break; | |
647 | ||
648 | /* control manages DATA0/DATA1 toggle per-request; SETUP resets it, | |
649 | * any DATA phase works normally, and the STATUS ack is special. | |
650 | */ | |
651 | case PIPE_CONTROL: | |
652 | info = TD_CC | TD_DP_SETUP | TD_T_DATA0; | |
653 | td_fill (ohci, info, urb->setup_dma, 8, urb, cnt++); | |
654 | if (data_len > 0) { | |
655 | info = TD_CC | TD_R | TD_T_DATA1; | |
656 | info |= is_out ? TD_DP_OUT : TD_DP_IN; | |
657 | /* NOTE: mishandles transfers >8K, some >4K */ | |
658 | td_fill (ohci, info, data, data_len, urb, cnt++); | |
659 | } | |
660 | info = (is_out || data_len == 0) | |
661 | ? TD_CC | TD_DP_IN | TD_T_DATA1 | |
662 | : TD_CC | TD_DP_OUT | TD_T_DATA1; | |
663 | td_fill (ohci, info, data, 0, urb, cnt++); | |
664 | /* maybe kickstart control list */ | |
665 | wmb (); | |
666 | ohci_writel (ohci, OHCI_CLF, &ohci->regs->cmdstatus); | |
667 | break; | |
668 | ||
669 | /* ISO has no retransmit, so no toggle; and it uses special TDs. | |
670 | * Each TD could handle multiple consecutive frames (interval 1); | |
671 | * we could often reduce the number of TDs here. | |
672 | */ | |
673 | case PIPE_ISOCHRONOUS: | |
674 | for (cnt = 0; cnt < urb->number_of_packets; cnt++) { | |
675 | int frame = urb->start_frame; | |
676 | ||
677 | // FIXME scheduling should handle frame counter | |
678 | // roll-around ... exotic case (and OHCI has | |
679 | // a 2^16 iso range, vs other HCs max of 2^10) | |
680 | frame += cnt * urb->interval; | |
681 | frame &= 0xffff; | |
682 | td_fill (ohci, TD_CC | TD_ISO | frame, | |
683 | data + urb->iso_frame_desc [cnt].offset, | |
684 | urb->iso_frame_desc [cnt].length, urb, cnt); | |
685 | } | |
686 | periodic = ohci_to_hcd(ohci)->self.bandwidth_isoc_reqs++ == 0 | |
687 | && ohci_to_hcd(ohci)->self.bandwidth_int_reqs == 0; | |
688 | break; | |
689 | } | |
690 | ||
691 | /* start periodic dma if needed */ | |
692 | if (periodic) { | |
693 | wmb (); | |
694 | ohci->hc_control |= OHCI_CTRL_PLE|OHCI_CTRL_IE; | |
695 | ohci_writel (ohci, ohci->hc_control, &ohci->regs->control); | |
696 | } | |
697 | ||
698 | // ASSERT (urb_priv->length == cnt); | |
699 | } | |
700 | ||
701 | /*-------------------------------------------------------------------------* | |
702 | * Done List handling functions | |
703 | *-------------------------------------------------------------------------*/ | |
704 | ||
705 | /* calculate transfer length/status and update the urb | |
706 | * PRECONDITION: irqsafe (only for urb->status locking) | |
707 | */ | |
708 | static void td_done (struct ohci_hcd *ohci, struct urb *urb, struct td *td) | |
709 | { | |
710 | u32 tdINFO = hc32_to_cpup (ohci, &td->hwINFO); | |
711 | int cc = 0; | |
712 | ||
713 | list_del (&td->td_list); | |
714 | ||
715 | /* ISO ... drivers see per-TD length/status */ | |
dd9048af DB |
716 | if (tdINFO & TD_ISO) { |
717 | u16 tdPSW = ohci_hwPSW (ohci, td, 0); | |
1da177e4 LT |
718 | int dlen = 0; |
719 | ||
720 | /* NOTE: assumes FC in tdINFO == 0, and that | |
721 | * only the first of 0..MAXPSW psws is used. | |
722 | */ | |
723 | ||
dd9048af DB |
724 | cc = (tdPSW >> 12) & 0xF; |
725 | if (tdINFO & TD_CC) /* hc didn't touch? */ | |
1da177e4 LT |
726 | return; |
727 | ||
728 | if (usb_pipeout (urb->pipe)) | |
729 | dlen = urb->iso_frame_desc [td->index].length; | |
730 | else { | |
731 | /* short reads are always OK for ISO */ | |
732 | if (cc == TD_DATAUNDERRUN) | |
733 | cc = TD_CC_NOERROR; | |
734 | dlen = tdPSW & 0x3ff; | |
735 | } | |
736 | urb->actual_length += dlen; | |
737 | urb->iso_frame_desc [td->index].actual_length = dlen; | |
738 | urb->iso_frame_desc [td->index].status = cc_to_error [cc]; | |
739 | ||
740 | if (cc != TD_CC_NOERROR) | |
741 | ohci_vdbg (ohci, | |
742 | "urb %p iso td %p (%d) len %d cc %d\n", | |
743 | urb, td, 1 + td->index, dlen, cc); | |
744 | ||
745 | /* BULK, INT, CONTROL ... drivers see aggregate length/status, | |
746 | * except that "setup" bytes aren't counted and "short" transfers | |
747 | * might not be reported as errors. | |
748 | */ | |
749 | } else { | |
750 | int type = usb_pipetype (urb->pipe); | |
751 | u32 tdBE = hc32_to_cpup (ohci, &td->hwBE); | |
752 | ||
dd9048af | 753 | cc = TD_CC_GET (tdINFO); |
1da177e4 LT |
754 | |
755 | /* update packet status if needed (short is normally ok) */ | |
756 | if (cc == TD_DATAUNDERRUN | |
757 | && !(urb->transfer_flags & URB_SHORT_NOT_OK)) | |
758 | cc = TD_CC_NOERROR; | |
759 | if (cc != TD_CC_NOERROR && cc < 0x0E) { | |
760 | spin_lock (&urb->lock); | |
eb231054 | 761 | urb->status = cc_to_error[cc]; |
1da177e4 LT |
762 | spin_unlock (&urb->lock); |
763 | } | |
764 | ||
765 | /* count all non-empty packets except control SETUP packet */ | |
766 | if ((type != PIPE_CONTROL || td->index != 0) && tdBE != 0) { | |
767 | if (td->hwCBP == 0) | |
768 | urb->actual_length += tdBE - td->data_dma + 1; | |
769 | else | |
770 | urb->actual_length += | |
771 | hc32_to_cpup (ohci, &td->hwCBP) | |
772 | - td->data_dma; | |
773 | } | |
774 | ||
775 | if (cc != TD_CC_NOERROR && cc < 0x0E) | |
776 | ohci_vdbg (ohci, | |
777 | "urb %p td %p (%d) cc %d, len=%d/%d\n", | |
778 | urb, td, 1 + td->index, cc, | |
779 | urb->actual_length, | |
780 | urb->transfer_buffer_length); | |
dd9048af | 781 | } |
1da177e4 LT |
782 | } |
783 | ||
784 | /*-------------------------------------------------------------------------*/ | |
785 | ||
786 | static inline struct td * | |
787 | ed_halted (struct ohci_hcd *ohci, struct td *td, int cc, struct td *rev) | |
788 | { | |
dd9048af | 789 | struct urb *urb = td->urb; |
1da177e4 LT |
790 | struct ed *ed = td->ed; |
791 | struct list_head *tmp = td->td_list.next; | |
792 | __hc32 toggle = ed->hwHeadP & cpu_to_hc32 (ohci, ED_C); | |
793 | ||
794 | /* clear ed halt; this is the td that caused it, but keep it inactive | |
795 | * until its urb->complete() has a chance to clean up. | |
796 | */ | |
797 | ed->hwINFO |= cpu_to_hc32 (ohci, ED_SKIP); | |
798 | wmb (); | |
dd9048af | 799 | ed->hwHeadP &= ~cpu_to_hc32 (ohci, ED_H); |
1da177e4 LT |
800 | |
801 | /* put any later tds from this urb onto the donelist, after 'td', | |
802 | * order won't matter here: no errors, and nothing was transferred. | |
803 | * also patch the ed so it looks as if those tds completed normally. | |
804 | */ | |
805 | while (tmp != &ed->td_list) { | |
806 | struct td *next; | |
807 | __hc32 info; | |
808 | ||
809 | next = list_entry (tmp, struct td, td_list); | |
810 | tmp = next->td_list.next; | |
811 | ||
812 | if (next->urb != urb) | |
813 | break; | |
814 | ||
815 | /* NOTE: if multi-td control DATA segments get supported, | |
816 | * this urb had one of them, this td wasn't the last td | |
817 | * in that segment (TD_R clear), this ed halted because | |
818 | * of a short read, _and_ URB_SHORT_NOT_OK is clear ... | |
819 | * then we need to leave the control STATUS packet queued | |
820 | * and clear ED_SKIP. | |
821 | */ | |
822 | info = next->hwINFO; | |
823 | info |= cpu_to_hc32 (ohci, TD_DONE); | |
824 | info &= ~cpu_to_hc32 (ohci, TD_CC); | |
825 | next->hwINFO = info; | |
826 | ||
dd9048af | 827 | next->next_dl_td = rev; |
1da177e4 LT |
828 | rev = next; |
829 | ||
830 | ed->hwHeadP = next->hwNextTD | toggle; | |
831 | } | |
832 | ||
833 | /* help for troubleshooting: report anything that | |
834 | * looks odd ... that doesn't include protocol stalls | |
835 | * (or maybe some other things) | |
836 | */ | |
837 | switch (cc) { | |
838 | case TD_DATAUNDERRUN: | |
839 | if ((urb->transfer_flags & URB_SHORT_NOT_OK) == 0) | |
840 | break; | |
841 | /* fallthrough */ | |
842 | case TD_CC_STALL: | |
843 | if (usb_pipecontrol (urb->pipe)) | |
844 | break; | |
845 | /* fallthrough */ | |
846 | default: | |
847 | ohci_dbg (ohci, | |
848 | "urb %p path %s ep%d%s %08x cc %d --> status %d\n", | |
849 | urb, urb->dev->devpath, | |
850 | usb_pipeendpoint (urb->pipe), | |
851 | usb_pipein (urb->pipe) ? "in" : "out", | |
852 | hc32_to_cpu (ohci, td->hwINFO), | |
853 | cc, cc_to_error [cc]); | |
854 | } | |
855 | ||
856 | return rev; | |
857 | } | |
858 | ||
859 | /* replies to the request have to be on a FIFO basis so | |
860 | * we unreverse the hc-reversed done-list | |
861 | */ | |
862 | static struct td *dl_reverse_done_list (struct ohci_hcd *ohci) | |
863 | { | |
864 | u32 td_dma; | |
865 | struct td *td_rev = NULL; | |
866 | struct td *td = NULL; | |
867 | ||
868 | td_dma = hc32_to_cpup (ohci, &ohci->hcca->done_head); | |
869 | ohci->hcca->done_head = 0; | |
870 | wmb(); | |
871 | ||
872 | /* get TD from hc's singly linked list, and | |
873 | * prepend to ours. ed->td_list changes later. | |
874 | */ | |
dd9048af DB |
875 | while (td_dma) { |
876 | int cc; | |
1da177e4 LT |
877 | |
878 | td = dma_to_td (ohci, td_dma); | |
879 | if (!td) { | |
880 | ohci_err (ohci, "bad entry %8x\n", td_dma); | |
881 | break; | |
882 | } | |
883 | ||
884 | td->hwINFO |= cpu_to_hc32 (ohci, TD_DONE); | |
885 | cc = TD_CC_GET (hc32_to_cpup (ohci, &td->hwINFO)); | |
886 | ||
887 | /* Non-iso endpoints can halt on error; un-halt, | |
888 | * and dequeue any other TDs from this urb. | |
889 | * No other TD could have caused the halt. | |
890 | */ | |
891 | if (cc != TD_CC_NOERROR | |
892 | && (td->ed->hwHeadP & cpu_to_hc32 (ohci, ED_H))) | |
893 | td_rev = ed_halted (ohci, td, cc, td_rev); | |
894 | ||
dd9048af | 895 | td->next_dl_td = td_rev; |
1da177e4 LT |
896 | td_rev = td; |
897 | td_dma = hc32_to_cpup (ohci, &td->hwNextTD); | |
dd9048af | 898 | } |
1da177e4 LT |
899 | return td_rev; |
900 | } | |
901 | ||
902 | /*-------------------------------------------------------------------------*/ | |
903 | ||
904 | /* there are some urbs/eds to unlink; called in_irq(), with HCD locked */ | |
905 | static void | |
7d12e780 | 906 | finish_unlinks (struct ohci_hcd *ohci, u16 tick) |
1da177e4 LT |
907 | { |
908 | struct ed *ed, **last; | |
909 | ||
910 | rescan_all: | |
911 | for (last = &ohci->ed_rm_list, ed = *last; ed != NULL; ed = *last) { | |
912 | struct list_head *entry, *tmp; | |
913 | int completed, modified; | |
914 | __hc32 *prev; | |
915 | ||
916 | /* only take off EDs that the HC isn't using, accounting for | |
917 | * frame counter wraps and EDs with partially retired TDs | |
918 | */ | |
da66b719 | 919 | if (likely (HC_IS_RUNNING(ohci_to_hcd(ohci)->state))) { |
1da177e4 LT |
920 | if (tick_before (tick, ed->tick)) { |
921 | skip_ed: | |
922 | last = &ed->ed_next; | |
923 | continue; | |
924 | } | |
925 | ||
926 | if (!list_empty (&ed->td_list)) { | |
927 | struct td *td; | |
928 | u32 head; | |
929 | ||
930 | td = list_entry (ed->td_list.next, struct td, | |
931 | td_list); | |
932 | head = hc32_to_cpu (ohci, ed->hwHeadP) & | |
933 | TD_MASK; | |
934 | ||
935 | /* INTR_WDH may need to clean up first */ | |
89a0fd18 MN |
936 | if (td->td_dma != head) { |
937 | if (ed == ohci->ed_to_check) | |
938 | ohci->ed_to_check = NULL; | |
939 | else | |
940 | goto skip_ed; | |
941 | } | |
1da177e4 LT |
942 | } |
943 | } | |
944 | ||
945 | /* reentrancy: if we drop the schedule lock, someone might | |
946 | * have modified this list. normally it's just prepending | |
947 | * entries (which we'd ignore), but paranoia won't hurt. | |
948 | */ | |
949 | *last = ed->ed_next; | |
950 | ed->ed_next = NULL; | |
951 | modified = 0; | |
952 | ||
953 | /* unlink urbs as requested, but rescan the list after | |
954 | * we call a completion since it might have unlinked | |
955 | * another (earlier) urb | |
956 | * | |
957 | * When we get here, the HC doesn't see this ed. But it | |
958 | * must not be rescheduled until all completed URBs have | |
959 | * been given back to the driver. | |
960 | */ | |
961 | rescan_this: | |
962 | completed = 0; | |
963 | prev = &ed->hwHeadP; | |
964 | list_for_each_safe (entry, tmp, &ed->td_list) { | |
965 | struct td *td; | |
966 | struct urb *urb; | |
967 | urb_priv_t *urb_priv; | |
968 | __hc32 savebits; | |
969 | ||
970 | td = list_entry (entry, struct td, td_list); | |
971 | urb = td->urb; | |
972 | urb_priv = td->urb->hcpriv; | |
973 | ||
eb231054 | 974 | if (!urb->unlinked) { |
1da177e4 LT |
975 | prev = &td->hwNextTD; |
976 | continue; | |
977 | } | |
978 | ||
979 | /* patch pointer hc uses */ | |
980 | savebits = *prev & ~cpu_to_hc32 (ohci, TD_MASK); | |
981 | *prev = td->hwNextTD | savebits; | |
982 | ||
983 | /* HC may have partly processed this TD */ | |
984 | td_done (ohci, urb, td); | |
985 | urb_priv->td_cnt++; | |
986 | ||
987 | /* if URB is done, clean up */ | |
988 | if (urb_priv->td_cnt == urb_priv->length) { | |
989 | modified = completed = 1; | |
7d12e780 | 990 | finish_urb (ohci, urb); |
1da177e4 LT |
991 | } |
992 | } | |
993 | if (completed && !list_empty (&ed->td_list)) | |
994 | goto rescan_this; | |
995 | ||
996 | /* ED's now officially unlinked, hc doesn't see */ | |
997 | ed->state = ED_IDLE; | |
89a0fd18 MN |
998 | if (quirk_zfmicro(ohci) && ed->type == PIPE_INTERRUPT) |
999 | ohci->eds_scheduled--; | |
1da177e4 LT |
1000 | ed->hwHeadP &= ~cpu_to_hc32(ohci, ED_H); |
1001 | ed->hwNextED = 0; | |
1002 | wmb (); | |
1003 | ed->hwINFO &= ~cpu_to_hc32 (ohci, ED_SKIP | ED_DEQUEUE); | |
1004 | ||
1005 | /* but if there's work queued, reschedule */ | |
1006 | if (!list_empty (&ed->td_list)) { | |
1007 | if (HC_IS_RUNNING(ohci_to_hcd(ohci)->state)) | |
1008 | ed_schedule (ohci, ed); | |
1009 | } | |
1010 | ||
1011 | if (modified) | |
1012 | goto rescan_all; | |
dd9048af | 1013 | } |
1da177e4 | 1014 | |
dd9048af | 1015 | /* maybe reenable control and bulk lists */ |
1da177e4 LT |
1016 | if (HC_IS_RUNNING(ohci_to_hcd(ohci)->state) |
1017 | && ohci_to_hcd(ohci)->state != HC_STATE_QUIESCING | |
1018 | && !ohci->ed_rm_list) { | |
1019 | u32 command = 0, control = 0; | |
1020 | ||
1021 | if (ohci->ed_controltail) { | |
1022 | command |= OHCI_CLF; | |
89a0fd18 | 1023 | if (quirk_zfmicro(ohci)) |
0e498763 | 1024 | mdelay(1); |
1da177e4 LT |
1025 | if (!(ohci->hc_control & OHCI_CTRL_CLE)) { |
1026 | control |= OHCI_CTRL_CLE; | |
1027 | ohci_writel (ohci, 0, | |
1028 | &ohci->regs->ed_controlcurrent); | |
1029 | } | |
1030 | } | |
1031 | if (ohci->ed_bulktail) { | |
1032 | command |= OHCI_BLF; | |
89a0fd18 | 1033 | if (quirk_zfmicro(ohci)) |
0e498763 | 1034 | mdelay(1); |
1da177e4 LT |
1035 | if (!(ohci->hc_control & OHCI_CTRL_BLE)) { |
1036 | control |= OHCI_CTRL_BLE; | |
1037 | ohci_writel (ohci, 0, | |
1038 | &ohci->regs->ed_bulkcurrent); | |
1039 | } | |
1040 | } | |
dd9048af | 1041 | |
1da177e4 LT |
1042 | /* CLE/BLE to enable, CLF/BLF to (maybe) kickstart */ |
1043 | if (control) { | |
1044 | ohci->hc_control |= control; | |
89a0fd18 | 1045 | if (quirk_zfmicro(ohci)) |
0e498763 | 1046 | mdelay(1); |
dd9048af DB |
1047 | ohci_writel (ohci, ohci->hc_control, |
1048 | &ohci->regs->control); | |
1049 | } | |
0e498763 | 1050 | if (command) { |
89a0fd18 | 1051 | if (quirk_zfmicro(ohci)) |
0e498763 | 1052 | mdelay(1); |
dd9048af DB |
1053 | ohci_writel (ohci, command, &ohci->regs->cmdstatus); |
1054 | } | |
0e498763 | 1055 | } |
1da177e4 LT |
1056 | } |
1057 | ||
1058 | ||
1059 | ||
1060 | /*-------------------------------------------------------------------------*/ | |
1061 | ||
89a0fd18 MN |
1062 | /* |
1063 | * Used to take back a TD from the host controller. This would normally be | |
1064 | * called from within dl_done_list, however it may be called directly if the | |
1065 | * HC no longer sees the TD and it has not appeared on the donelist (after | |
1066 | * two frames). This bug has been observed on ZF Micro systems. | |
1067 | */ | |
1068 | static void takeback_td(struct ohci_hcd *ohci, struct td *td) | |
1069 | { | |
1070 | struct urb *urb = td->urb; | |
1071 | urb_priv_t *urb_priv = urb->hcpriv; | |
1072 | struct ed *ed = td->ed; | |
1073 | ||
1074 | /* update URB's length and status from TD */ | |
1075 | td_done(ohci, urb, td); | |
1076 | urb_priv->td_cnt++; | |
1077 | ||
1078 | /* If all this urb's TDs are done, call complete() */ | |
1079 | if (urb_priv->td_cnt == urb_priv->length) | |
1080 | finish_urb(ohci, urb); | |
1081 | ||
1082 | /* clean schedule: unlink EDs that are no longer busy */ | |
1083 | if (list_empty(&ed->td_list)) { | |
1084 | if (ed->state == ED_OPER) | |
1085 | start_ed_unlink(ohci, ed); | |
1086 | ||
1087 | /* ... reenabling halted EDs only after fault cleanup */ | |
1088 | } else if ((ed->hwINFO & cpu_to_hc32(ohci, ED_SKIP | ED_DEQUEUE)) | |
1089 | == cpu_to_hc32(ohci, ED_SKIP)) { | |
1090 | td = list_entry(ed->td_list.next, struct td, td_list); | |
1091 | if (!(td->hwINFO & cpu_to_hc32(ohci, TD_DONE))) { | |
1092 | ed->hwINFO &= ~cpu_to_hc32(ohci, ED_SKIP); | |
1093 | /* ... hc may need waking-up */ | |
1094 | switch (ed->type) { | |
1095 | case PIPE_CONTROL: | |
1096 | ohci_writel(ohci, OHCI_CLF, | |
1097 | &ohci->regs->cmdstatus); | |
1098 | break; | |
1099 | case PIPE_BULK: | |
1100 | ohci_writel(ohci, OHCI_BLF, | |
1101 | &ohci->regs->cmdstatus); | |
1102 | break; | |
1103 | } | |
1104 | } | |
1105 | } | |
1106 | } | |
1107 | ||
1da177e4 LT |
1108 | /* |
1109 | * Process normal completions (error or success) and clean the schedules. | |
1110 | * | |
1111 | * This is the main path for handing urbs back to drivers. The only other | |
89a0fd18 MN |
1112 | * normal path is finish_unlinks(), which unlinks URBs using ed_rm_list, |
1113 | * instead of scanning the (re-reversed) donelist as this does. There's | |
1114 | * an abnormal path too, handling a quirk in some Compaq silicon: URBs | |
1115 | * with TDs that appear to be orphaned are directly reclaimed. | |
1da177e4 LT |
1116 | */ |
1117 | static void | |
7d12e780 | 1118 | dl_done_list (struct ohci_hcd *ohci) |
1da177e4 LT |
1119 | { |
1120 | struct td *td = dl_reverse_done_list (ohci); | |
1121 | ||
dd9048af | 1122 | while (td) { |
1da177e4 | 1123 | struct td *td_next = td->next_dl_td; |
89a0fd18 | 1124 | takeback_td(ohci, td); |
dd9048af DB |
1125 | td = td_next; |
1126 | } | |
1da177e4 | 1127 | } |