]>
Commit | Line | Data |
---|---|---|
74c68741 SS |
1 | /* |
2 | * xHCI host controller driver | |
3 | * | |
4 | * Copyright (C) 2008 Intel Corp. | |
5 | * | |
6 | * Author: Sarah Sharp | |
7 | * Some code borrowed from the Linux EHCI driver. | |
8 | * | |
9 | * This program is free software; you can redistribute it and/or modify | |
10 | * it under the terms of the GNU General Public License version 2 as | |
11 | * published by the Free Software Foundation. | |
12 | * | |
13 | * This program is distributed in the hope that it will be useful, but | |
14 | * WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY | |
15 | * or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License | |
16 | * for more details. | |
17 | * | |
18 | * You should have received a copy of the GNU General Public License | |
19 | * along with this program; if not, write to the Free Software Foundation, | |
20 | * Inc., 675 Mass Ave, Cambridge, MA 02139, USA. | |
21 | */ | |
22 | ||
23 | #ifndef __LINUX_XHCI_HCD_H | |
24 | #define __LINUX_XHCI_HCD_H | |
25 | ||
26 | #include <linux/usb.h> | |
7f84eef0 | 27 | #include <linux/timer.h> |
8e595a5d | 28 | #include <linux/kernel.h> |
27729aad | 29 | #include <linux/usb/hcd.h> |
74c68741 | 30 | |
74c68741 SS |
31 | /* Code sharing between pci-quirks and xhci hcd */ |
32 | #include "xhci-ext-caps.h" | |
c41136b0 | 33 | #include "pci-quirks.h" |
74c68741 SS |
34 | |
35 | /* xHCI PCI Configuration Registers */ | |
36 | #define XHCI_SBRN_OFFSET (0x60) | |
37 | ||
66d4eadd SS |
38 | /* Max number of USB devices for any host controller - limit in section 6.1 */ |
39 | #define MAX_HC_SLOTS 256 | |
0f2a7930 SS |
40 | /* Section 5.3.3 - MaxPorts */ |
41 | #define MAX_HC_PORTS 127 | |
66d4eadd | 42 | |
74c68741 SS |
43 | /* |
44 | * xHCI register interface. | |
45 | * This corresponds to the eXtensible Host Controller Interface (xHCI) | |
46 | * Revision 0.95 specification | |
74c68741 SS |
47 | */ |
48 | ||
49 | /** | |
50 | * struct xhci_cap_regs - xHCI Host Controller Capability Registers. | |
51 | * @hc_capbase: length of the capabilities register and HC version number | |
52 | * @hcs_params1: HCSPARAMS1 - Structural Parameters 1 | |
53 | * @hcs_params2: HCSPARAMS2 - Structural Parameters 2 | |
54 | * @hcs_params3: HCSPARAMS3 - Structural Parameters 3 | |
55 | * @hcc_params: HCCPARAMS - Capability Parameters | |
56 | * @db_off: DBOFF - Doorbell array offset | |
57 | * @run_regs_off: RTSOFF - Runtime register space offset | |
58 | */ | |
59 | struct xhci_cap_regs { | |
28ccd296 ME |
60 | __le32 hc_capbase; |
61 | __le32 hcs_params1; | |
62 | __le32 hcs_params2; | |
63 | __le32 hcs_params3; | |
64 | __le32 hcc_params; | |
65 | __le32 db_off; | |
66 | __le32 run_regs_off; | |
74c68741 | 67 | /* Reserved up to (CAPLENGTH - 0x1C) */ |
98441973 | 68 | }; |
74c68741 SS |
69 | |
70 | /* hc_capbase bitmasks */ | |
71 | /* bits 7:0 - how long is the Capabilities register */ | |
72 | #define HC_LENGTH(p) XHCI_HC_LENGTH(p) | |
73 | /* bits 31:16 */ | |
74 | #define HC_VERSION(p) (((p) >> 16) & 0xffff) | |
75 | ||
76 | /* HCSPARAMS1 - hcs_params1 - bitmasks */ | |
77 | /* bits 0:7, Max Device Slots */ | |
78 | #define HCS_MAX_SLOTS(p) (((p) >> 0) & 0xff) | |
79 | #define HCS_SLOTS_MASK 0xff | |
80 | /* bits 8:18, Max Interrupters */ | |
81 | #define HCS_MAX_INTRS(p) (((p) >> 8) & 0x7ff) | |
82 | /* bits 24:31, Max Ports - max value is 0x7F = 127 ports */ | |
83 | #define HCS_MAX_PORTS(p) (((p) >> 24) & 0x7f) | |
84 | ||
85 | /* HCSPARAMS2 - hcs_params2 - bitmasks */ | |
86 | /* bits 0:3, frames or uframes that SW needs to queue transactions | |
87 | * ahead of the HW to meet periodic deadlines */ | |
88 | #define HCS_IST(p) (((p) >> 0) & 0xf) | |
89 | /* bits 4:7, max number of Event Ring segments */ | |
90 | #define HCS_ERST_MAX(p) (((p) >> 4) & 0xf) | |
91 | /* bit 26 Scratchpad restore - for save/restore HW state - not used yet */ | |
92 | /* bits 27:31 number of Scratchpad buffers SW must allocate for the HW */ | |
254c80a3 | 93 | #define HCS_MAX_SCRATCHPAD(p) (((p) >> 27) & 0x1f) |
74c68741 SS |
94 | |
95 | /* HCSPARAMS3 - hcs_params3 - bitmasks */ | |
96 | /* bits 0:7, Max U1 to U0 latency for the roothub ports */ | |
97 | #define HCS_U1_LATENCY(p) (((p) >> 0) & 0xff) | |
98 | /* bits 16:31, Max U2 to U0 latency for the roothub ports */ | |
99 | #define HCS_U2_LATENCY(p) (((p) >> 16) & 0xffff) | |
100 | ||
101 | /* HCCPARAMS - hcc_params - bitmasks */ | |
102 | /* true: HC can use 64-bit address pointers */ | |
103 | #define HCC_64BIT_ADDR(p) ((p) & (1 << 0)) | |
104 | /* true: HC can do bandwidth negotiation */ | |
105 | #define HCC_BANDWIDTH_NEG(p) ((p) & (1 << 1)) | |
106 | /* true: HC uses 64-byte Device Context structures | |
107 | * FIXME 64-byte context structures aren't supported yet. | |
108 | */ | |
109 | #define HCC_64BYTE_CONTEXT(p) ((p) & (1 << 2)) | |
110 | /* true: HC has port power switches */ | |
111 | #define HCC_PPC(p) ((p) & (1 << 3)) | |
112 | /* true: HC has port indicators */ | |
113 | #define HCS_INDICATOR(p) ((p) & (1 << 4)) | |
114 | /* true: HC has Light HC Reset Capability */ | |
115 | #define HCC_LIGHT_RESET(p) ((p) & (1 << 5)) | |
116 | /* true: HC supports latency tolerance messaging */ | |
117 | #define HCC_LTC(p) ((p) & (1 << 6)) | |
118 | /* true: no secondary Stream ID Support */ | |
119 | #define HCC_NSS(p) ((p) & (1 << 7)) | |
120 | /* Max size for Primary Stream Arrays - 2^(n+1), where n is bits 12:15 */ | |
8df75f42 | 121 | #define HCC_MAX_PSA(p) (1 << ((((p) >> 12) & 0xf) + 1)) |
74c68741 SS |
122 | /* Extended Capabilities pointer from PCI base - section 5.3.6 */ |
123 | #define HCC_EXT_CAPS(p) XHCI_HCC_EXT_CAPS(p) | |
124 | ||
125 | /* db_off bitmask - bits 0:1 reserved */ | |
126 | #define DBOFF_MASK (~0x3) | |
127 | ||
128 | /* run_regs_off bitmask - bits 0:4 reserved */ | |
129 | #define RTSOFF_MASK (~0x1f) | |
130 | ||
131 | ||
132 | /* Number of registers per port */ | |
133 | #define NUM_PORT_REGS 4 | |
134 | ||
b6e76371 MN |
135 | #define PORTSC 0 |
136 | #define PORTPMSC 1 | |
137 | #define PORTLI 2 | |
138 | #define PORTHLPMC 3 | |
139 | ||
74c68741 SS |
140 | /** |
141 | * struct xhci_op_regs - xHCI Host Controller Operational Registers. | |
142 | * @command: USBCMD - xHC command register | |
143 | * @status: USBSTS - xHC status register | |
144 | * @page_size: This indicates the page size that the host controller | |
145 | * supports. If bit n is set, the HC supports a page size | |
146 | * of 2^(n+12), up to a 128MB page size. | |
147 | * 4K is the minimum page size. | |
148 | * @cmd_ring: CRP - 64-bit Command Ring Pointer | |
149 | * @dcbaa_ptr: DCBAAP - 64-bit Device Context Base Address Array Pointer | |
150 | * @config_reg: CONFIG - Configure Register | |
151 | * @port_status_base: PORTSCn - base address for Port Status and Control | |
152 | * Each port has a Port Status and Control register, | |
153 | * followed by a Port Power Management Status and Control | |
154 | * register, a Port Link Info register, and a reserved | |
155 | * register. | |
156 | * @port_power_base: PORTPMSCn - base address for | |
157 | * Port Power Management Status and Control | |
158 | * @port_link_base: PORTLIn - base address for Port Link Info (current | |
159 | * Link PM state and control) for USB 2.1 and USB 3.0 | |
160 | * devices. | |
161 | */ | |
162 | struct xhci_op_regs { | |
28ccd296 ME |
163 | __le32 command; |
164 | __le32 status; | |
165 | __le32 page_size; | |
166 | __le32 reserved1; | |
167 | __le32 reserved2; | |
168 | __le32 dev_notification; | |
169 | __le64 cmd_ring; | |
74c68741 | 170 | /* rsvd: offset 0x20-2F */ |
28ccd296 ME |
171 | __le32 reserved3[4]; |
172 | __le64 dcbaa_ptr; | |
173 | __le32 config_reg; | |
74c68741 | 174 | /* rsvd: offset 0x3C-3FF */ |
28ccd296 | 175 | __le32 reserved4[241]; |
74c68741 | 176 | /* port 1 registers, which serve as a base address for other ports */ |
28ccd296 ME |
177 | __le32 port_status_base; |
178 | __le32 port_power_base; | |
179 | __le32 port_link_base; | |
180 | __le32 reserved5; | |
74c68741 | 181 | /* registers for ports 2-255 */ |
28ccd296 | 182 | __le32 reserved6[NUM_PORT_REGS*254]; |
98441973 | 183 | }; |
74c68741 SS |
184 | |
185 | /* USBCMD - USB command - command bitmasks */ | |
186 | /* start/stop HC execution - do not write unless HC is halted*/ | |
187 | #define CMD_RUN XHCI_CMD_RUN | |
188 | /* Reset HC - resets internal HC state machine and all registers (except | |
189 | * PCI config regs). HC does NOT drive a USB reset on the downstream ports. | |
190 | * The xHCI driver must reinitialize the xHC after setting this bit. | |
191 | */ | |
192 | #define CMD_RESET (1 << 1) | |
193 | /* Event Interrupt Enable - a '1' allows interrupts from the host controller */ | |
194 | #define CMD_EIE XHCI_CMD_EIE | |
195 | /* Host System Error Interrupt Enable - get out-of-band signal for HC errors */ | |
196 | #define CMD_HSEIE XHCI_CMD_HSEIE | |
197 | /* bits 4:6 are reserved (and should be preserved on writes). */ | |
198 | /* light reset (port status stays unchanged) - reset completed when this is 0 */ | |
199 | #define CMD_LRESET (1 << 7) | |
5535b1d5 | 200 | /* host controller save/restore state. */ |
74c68741 SS |
201 | #define CMD_CSS (1 << 8) |
202 | #define CMD_CRS (1 << 9) | |
203 | /* Enable Wrap Event - '1' means xHC generates an event when MFINDEX wraps. */ | |
204 | #define CMD_EWE XHCI_CMD_EWE | |
205 | /* MFINDEX power management - '1' means xHC can stop MFINDEX counter if all root | |
206 | * hubs are in U3 (selective suspend), disconnect, disabled, or powered-off. | |
207 | * '0' means the xHC can power it off if all ports are in the disconnect, | |
208 | * disabled, or powered-off state. | |
209 | */ | |
210 | #define CMD_PM_INDEX (1 << 11) | |
211 | /* bits 12:31 are reserved (and should be preserved on writes). */ | |
212 | ||
4e833c0b | 213 | /* IMAN - Interrupt Management Register */ |
f8264340 DT |
214 | #define IMAN_IE (1 << 1) |
215 | #define IMAN_IP (1 << 0) | |
4e833c0b | 216 | |
74c68741 SS |
217 | /* USBSTS - USB status - status bitmasks */ |
218 | /* HC not running - set to 1 when run/stop bit is cleared. */ | |
219 | #define STS_HALT XHCI_STS_HALT | |
220 | /* serious error, e.g. PCI parity error. The HC will clear the run/stop bit. */ | |
221 | #define STS_FATAL (1 << 2) | |
222 | /* event interrupt - clear this prior to clearing any IP flags in IR set*/ | |
223 | #define STS_EINT (1 << 3) | |
224 | /* port change detect */ | |
225 | #define STS_PORT (1 << 4) | |
226 | /* bits 5:7 reserved and zeroed */ | |
227 | /* save state status - '1' means xHC is saving state */ | |
228 | #define STS_SAVE (1 << 8) | |
229 | /* restore state status - '1' means xHC is restoring state */ | |
230 | #define STS_RESTORE (1 << 9) | |
231 | /* true: save or restore error */ | |
232 | #define STS_SRE (1 << 10) | |
233 | /* true: Controller Not Ready to accept doorbell or op reg writes after reset */ | |
234 | #define STS_CNR XHCI_STS_CNR | |
235 | /* true: internal Host Controller Error - SW needs to reset and reinitialize */ | |
236 | #define STS_HCE (1 << 12) | |
237 | /* bits 13:31 reserved and should be preserved */ | |
238 | ||
239 | /* | |
240 | * DNCTRL - Device Notification Control Register - dev_notification bitmasks | |
241 | * Generate a device notification event when the HC sees a transaction with a | |
242 | * notification type that matches a bit set in this bit field. | |
243 | */ | |
244 | #define DEV_NOTE_MASK (0xffff) | |
5a6c2f3f | 245 | #define ENABLE_DEV_NOTE(x) (1 << (x)) |
74c68741 SS |
246 | /* Most of the device notification types should only be used for debug. |
247 | * SW does need to pay attention to function wake notifications. | |
248 | */ | |
249 | #define DEV_NOTE_FWAKE ENABLE_DEV_NOTE(1) | |
250 | ||
0ebbab37 SS |
251 | /* CRCR - Command Ring Control Register - cmd_ring bitmasks */ |
252 | /* bit 0 is the command ring cycle state */ | |
253 | /* stop ring operation after completion of the currently executing command */ | |
254 | #define CMD_RING_PAUSE (1 << 1) | |
255 | /* stop ring immediately - abort the currently executing command */ | |
256 | #define CMD_RING_ABORT (1 << 2) | |
257 | /* true: command ring is running */ | |
258 | #define CMD_RING_RUNNING (1 << 3) | |
259 | /* bits 4:5 reserved and should be preserved */ | |
260 | /* Command Ring pointer - bit mask for the lower 32 bits. */ | |
8e595a5d | 261 | #define CMD_RING_RSVD_BITS (0x3f) |
0ebbab37 | 262 | |
74c68741 SS |
263 | /* CONFIG - Configure Register - config_reg bitmasks */ |
264 | /* bits 0:7 - maximum number of device slots enabled (NumSlotsEn) */ | |
265 | #define MAX_DEVS(p) ((p) & 0xff) | |
266 | /* bits 8:31 - reserved and should be preserved */ | |
267 | ||
268 | /* PORTSC - Port Status and Control Register - port_status_base bitmasks */ | |
269 | /* true: device connected */ | |
270 | #define PORT_CONNECT (1 << 0) | |
271 | /* true: port enabled */ | |
272 | #define PORT_PE (1 << 1) | |
273 | /* bit 2 reserved and zeroed */ | |
274 | /* true: port has an over-current condition */ | |
275 | #define PORT_OC (1 << 3) | |
276 | /* true: port reset signaling asserted */ | |
277 | #define PORT_RESET (1 << 4) | |
278 | /* Port Link State - bits 5:8 | |
279 | * A read gives the current link PM state of the port, | |
280 | * a write with Link State Write Strobe set sets the link state. | |
281 | */ | |
be88fe4f AX |
282 | #define PORT_PLS_MASK (0xf << 5) |
283 | #define XDEV_U0 (0x0 << 5) | |
9574323c | 284 | #define XDEV_U2 (0x2 << 5) |
be88fe4f AX |
285 | #define XDEV_U3 (0x3 << 5) |
286 | #define XDEV_RESUME (0xf << 5) | |
74c68741 SS |
287 | /* true: port has power (see HCC_PPC) */ |
288 | #define PORT_POWER (1 << 9) | |
289 | /* bits 10:13 indicate device speed: | |
290 | * 0 - undefined speed - port hasn't be initialized by a reset yet | |
291 | * 1 - full speed | |
292 | * 2 - low speed | |
293 | * 3 - high speed | |
294 | * 4 - super speed | |
295 | * 5-15 reserved | |
296 | */ | |
3ffbba95 SS |
297 | #define DEV_SPEED_MASK (0xf << 10) |
298 | #define XDEV_FS (0x1 << 10) | |
299 | #define XDEV_LS (0x2 << 10) | |
300 | #define XDEV_HS (0x3 << 10) | |
301 | #define XDEV_SS (0x4 << 10) | |
74c68741 | 302 | #define DEV_UNDEFSPEED(p) (((p) & DEV_SPEED_MASK) == (0x0<<10)) |
3ffbba95 SS |
303 | #define DEV_FULLSPEED(p) (((p) & DEV_SPEED_MASK) == XDEV_FS) |
304 | #define DEV_LOWSPEED(p) (((p) & DEV_SPEED_MASK) == XDEV_LS) | |
305 | #define DEV_HIGHSPEED(p) (((p) & DEV_SPEED_MASK) == XDEV_HS) | |
306 | #define DEV_SUPERSPEED(p) (((p) & DEV_SPEED_MASK) == XDEV_SS) | |
307 | /* Bits 20:23 in the Slot Context are the speed for the device */ | |
308 | #define SLOT_SPEED_FS (XDEV_FS << 10) | |
309 | #define SLOT_SPEED_LS (XDEV_LS << 10) | |
310 | #define SLOT_SPEED_HS (XDEV_HS << 10) | |
311 | #define SLOT_SPEED_SS (XDEV_SS << 10) | |
74c68741 SS |
312 | /* Port Indicator Control */ |
313 | #define PORT_LED_OFF (0 << 14) | |
314 | #define PORT_LED_AMBER (1 << 14) | |
315 | #define PORT_LED_GREEN (2 << 14) | |
316 | #define PORT_LED_MASK (3 << 14) | |
317 | /* Port Link State Write Strobe - set this when changing link state */ | |
318 | #define PORT_LINK_STROBE (1 << 16) | |
319 | /* true: connect status change */ | |
320 | #define PORT_CSC (1 << 17) | |
321 | /* true: port enable change */ | |
322 | #define PORT_PEC (1 << 18) | |
323 | /* true: warm reset for a USB 3.0 device is done. A "hot" reset puts the port | |
324 | * into an enabled state, and the device into the default state. A "warm" reset | |
325 | * also resets the link, forcing the device through the link training sequence. | |
326 | * SW can also look at the Port Reset register to see when warm reset is done. | |
327 | */ | |
328 | #define PORT_WRC (1 << 19) | |
329 | /* true: over-current change */ | |
330 | #define PORT_OCC (1 << 20) | |
331 | /* true: reset change - 1 to 0 transition of PORT_RESET */ | |
332 | #define PORT_RC (1 << 21) | |
333 | /* port link status change - set on some port link state transitions: | |
334 | * Transition Reason | |
335 | * ------------------------------------------------------------------------------ | |
336 | * - U3 to Resume Wakeup signaling from a device | |
337 | * - Resume to Recovery to U0 USB 3.0 device resume | |
338 | * - Resume to U0 USB 2.0 device resume | |
339 | * - U3 to Recovery to U0 Software resume of USB 3.0 device complete | |
340 | * - U3 to U0 Software resume of USB 2.0 device complete | |
341 | * - U2 to U0 L1 resume of USB 2.1 device complete | |
342 | * - U0 to U0 (???) L1 entry rejection by USB 2.1 device | |
343 | * - U0 to disabled L1 entry error with USB 2.1 device | |
344 | * - Any state to inactive Error on USB 3.0 port | |
345 | */ | |
346 | #define PORT_PLC (1 << 22) | |
347 | /* port configure error change - port failed to configure its link partner */ | |
348 | #define PORT_CEC (1 << 23) | |
8bea2bd3 SL |
349 | /* Cold Attach Status - xHC can set this bit to report device attached during |
350 | * Sx state. Warm port reset should be perfomed to clear this bit and move port | |
351 | * to connected state. | |
352 | */ | |
353 | #define PORT_CAS (1 << 24) | |
74c68741 SS |
354 | /* wake on connect (enable) */ |
355 | #define PORT_WKCONN_E (1 << 25) | |
356 | /* wake on disconnect (enable) */ | |
357 | #define PORT_WKDISC_E (1 << 26) | |
358 | /* wake on over-current (enable) */ | |
359 | #define PORT_WKOC_E (1 << 27) | |
360 | /* bits 28:29 reserved */ | |
e1fd1dc8 | 361 | /* true: device is non-removable - for USB 3.0 roothub emulation */ |
74c68741 SS |
362 | #define PORT_DEV_REMOVE (1 << 30) |
363 | /* Initiate a warm port reset - complete when PORT_WRC is '1' */ | |
364 | #define PORT_WR (1 << 31) | |
365 | ||
22e04870 DC |
366 | /* We mark duplicate entries with -1 */ |
367 | #define DUPLICATE_ENTRY ((u8)(-1)) | |
368 | ||
74c68741 SS |
369 | /* Port Power Management Status and Control - port_power_base bitmasks */ |
370 | /* Inactivity timer value for transitions into U1, in microseconds. | |
371 | * Timeout can be up to 127us. 0xFF means an infinite timeout. | |
372 | */ | |
373 | #define PORT_U1_TIMEOUT(p) ((p) & 0xff) | |
797b0ca5 | 374 | #define PORT_U1_TIMEOUT_MASK 0xff |
74c68741 SS |
375 | /* Inactivity timer value for transitions into U2 */ |
376 | #define PORT_U2_TIMEOUT(p) (((p) & 0xff) << 8) | |
797b0ca5 | 377 | #define PORT_U2_TIMEOUT_MASK (0xff << 8) |
74c68741 SS |
378 | /* Bits 24:31 for port testing */ |
379 | ||
9777e3ce | 380 | /* USB2 Protocol PORTSPMSC */ |
9574323c AX |
381 | #define PORT_L1S_MASK 7 |
382 | #define PORT_L1S_SUCCESS 1 | |
383 | #define PORT_RWE (1 << 3) | |
384 | #define PORT_HIRD(p) (((p) & 0xf) << 4) | |
65580b43 | 385 | #define PORT_HIRD_MASK (0xf << 4) |
58e21f73 | 386 | #define PORT_L1DS_MASK (0xff << 8) |
9574323c | 387 | #define PORT_L1DS(p) (((p) & 0xff) << 8) |
65580b43 | 388 | #define PORT_HLE (1 << 16) |
74c68741 | 389 | |
a558ccdc MN |
390 | |
391 | /* USB2 Protocol PORTHLPMC */ | |
392 | #define PORT_HIRDM(p)((p) & 3) | |
393 | #define PORT_L1_TIMEOUT(p)(((p) & 0xff) << 2) | |
394 | #define PORT_BESLD(p)(((p) & 0xf) << 10) | |
395 | ||
396 | /* use 512 microseconds as USB2 LPM L1 default timeout. */ | |
397 | #define XHCI_L1_TIMEOUT 512 | |
398 | ||
399 | /* Set default HIRD/BESL value to 4 (350/400us) for USB2 L1 LPM resume latency. | |
400 | * Safe to use with mixed HIRD and BESL systems (host and device) and is used | |
401 | * by other operating systems. | |
402 | * | |
403 | * XHCI 1.0 errata 8/14/12 Table 13 notes: | |
404 | * "Software should choose xHC BESL/BESLD field values that do not violate a | |
405 | * device's resume latency requirements, | |
406 | * e.g. not program values > '4' if BLC = '1' and a HIRD device is attached, | |
407 | * or not program values < '4' if BLC = '0' and a BESL device is attached. | |
408 | */ | |
409 | #define XHCI_DEFAULT_BESL 4 | |
410 | ||
74c68741 | 411 | /** |
98441973 | 412 | * struct xhci_intr_reg - Interrupt Register Set |
74c68741 SS |
413 | * @irq_pending: IMAN - Interrupt Management Register. Used to enable |
414 | * interrupts and check for pending interrupts. | |
415 | * @irq_control: IMOD - Interrupt Moderation Register. | |
416 | * Used to throttle interrupts. | |
417 | * @erst_size: Number of segments in the Event Ring Segment Table (ERST). | |
418 | * @erst_base: ERST base address. | |
419 | * @erst_dequeue: Event ring dequeue pointer. | |
420 | * | |
421 | * Each interrupter (defined by a MSI-X vector) has an event ring and an Event | |
422 | * Ring Segment Table (ERST) associated with it. The event ring is comprised of | |
423 | * multiple segments of the same size. The HC places events on the ring and | |
424 | * "updates the Cycle bit in the TRBs to indicate to software the current | |
425 | * position of the Enqueue Pointer." The HCD (Linux) processes those events and | |
426 | * updates the dequeue pointer. | |
427 | */ | |
98441973 | 428 | struct xhci_intr_reg { |
28ccd296 ME |
429 | __le32 irq_pending; |
430 | __le32 irq_control; | |
431 | __le32 erst_size; | |
432 | __le32 rsvd; | |
433 | __le64 erst_base; | |
434 | __le64 erst_dequeue; | |
98441973 | 435 | }; |
74c68741 | 436 | |
66d4eadd | 437 | /* irq_pending bitmasks */ |
74c68741 | 438 | #define ER_IRQ_PENDING(p) ((p) & 0x1) |
66d4eadd | 439 | /* bits 2:31 need to be preserved */ |
7f84eef0 | 440 | /* THIS IS BUGGY - FIXME - IP IS WRITE 1 TO CLEAR */ |
66d4eadd SS |
441 | #define ER_IRQ_CLEAR(p) ((p) & 0xfffffffe) |
442 | #define ER_IRQ_ENABLE(p) ((ER_IRQ_CLEAR(p)) | 0x2) | |
443 | #define ER_IRQ_DISABLE(p) ((ER_IRQ_CLEAR(p)) & ~(0x2)) | |
444 | ||
445 | /* irq_control bitmasks */ | |
446 | /* Minimum interval between interrupts (in 250ns intervals). The interval | |
447 | * between interrupts will be longer if there are no events on the event ring. | |
448 | * Default is 4000 (1 ms). | |
449 | */ | |
450 | #define ER_IRQ_INTERVAL_MASK (0xffff) | |
451 | /* Counter used to count down the time to the next interrupt - HW use only */ | |
452 | #define ER_IRQ_COUNTER_MASK (0xffff << 16) | |
453 | ||
454 | /* erst_size bitmasks */ | |
74c68741 | 455 | /* Preserve bits 16:31 of erst_size */ |
66d4eadd SS |
456 | #define ERST_SIZE_MASK (0xffff << 16) |
457 | ||
458 | /* erst_dequeue bitmasks */ | |
459 | /* Dequeue ERST Segment Index (DESI) - Segment number (or alias) | |
460 | * where the current dequeue pointer lies. This is an optional HW hint. | |
461 | */ | |
462 | #define ERST_DESI_MASK (0x7) | |
463 | /* Event Handler Busy (EHB) - is the event ring scheduled to be serviced by | |
464 | * a work queue (or delayed service routine)? | |
465 | */ | |
466 | #define ERST_EHB (1 << 3) | |
0ebbab37 | 467 | #define ERST_PTR_MASK (0xf) |
74c68741 SS |
468 | |
469 | /** | |
470 | * struct xhci_run_regs | |
471 | * @microframe_index: | |
472 | * MFINDEX - current microframe number | |
473 | * | |
474 | * Section 5.5 Host Controller Runtime Registers: | |
475 | * "Software should read and write these registers using only Dword (32 bit) | |
476 | * or larger accesses" | |
477 | */ | |
478 | struct xhci_run_regs { | |
28ccd296 ME |
479 | __le32 microframe_index; |
480 | __le32 rsvd[7]; | |
98441973 SS |
481 | struct xhci_intr_reg ir_set[128]; |
482 | }; | |
74c68741 | 483 | |
0ebbab37 SS |
484 | /** |
485 | * struct doorbell_array | |
486 | * | |
50d64676 MW |
487 | * Bits 0 - 7: Endpoint target |
488 | * Bits 8 - 15: RsvdZ | |
489 | * Bits 16 - 31: Stream ID | |
490 | * | |
0ebbab37 SS |
491 | * Section 5.6 |
492 | */ | |
493 | struct xhci_doorbell_array { | |
28ccd296 | 494 | __le32 doorbell[256]; |
98441973 | 495 | }; |
0ebbab37 | 496 | |
50d64676 MW |
497 | #define DB_VALUE(ep, stream) ((((ep) + 1) & 0xff) | ((stream) << 16)) |
498 | #define DB_VALUE_HOST 0x00000000 | |
0ebbab37 | 499 | |
da6699ce SS |
500 | /** |
501 | * struct xhci_protocol_caps | |
502 | * @revision: major revision, minor revision, capability ID, | |
503 | * and next capability pointer. | |
504 | * @name_string: Four ASCII characters to say which spec this xHC | |
505 | * follows, typically "USB ". | |
506 | * @port_info: Port offset, count, and protocol-defined information. | |
507 | */ | |
508 | struct xhci_protocol_caps { | |
509 | u32 revision; | |
510 | u32 name_string; | |
511 | u32 port_info; | |
512 | }; | |
513 | ||
514 | #define XHCI_EXT_PORT_MAJOR(x) (((x) >> 24) & 0xff) | |
515 | #define XHCI_EXT_PORT_OFF(x) ((x) & 0xff) | |
516 | #define XHCI_EXT_PORT_COUNT(x) (((x) >> 8) & 0xff) | |
517 | ||
d115b048 JY |
518 | /** |
519 | * struct xhci_container_ctx | |
520 | * @type: Type of context. Used to calculated offsets to contained contexts. | |
521 | * @size: Size of the context data | |
522 | * @bytes: The raw context data given to HW | |
523 | * @dma: dma address of the bytes | |
524 | * | |
525 | * Represents either a Device or Input context. Holds a pointer to the raw | |
526 | * memory used for the context (bytes) and dma address of it (dma). | |
527 | */ | |
528 | struct xhci_container_ctx { | |
529 | unsigned type; | |
530 | #define XHCI_CTX_TYPE_DEVICE 0x1 | |
531 | #define XHCI_CTX_TYPE_INPUT 0x2 | |
532 | ||
533 | int size; | |
534 | ||
535 | u8 *bytes; | |
536 | dma_addr_t dma; | |
537 | }; | |
538 | ||
a74588f9 SS |
539 | /** |
540 | * struct xhci_slot_ctx | |
541 | * @dev_info: Route string, device speed, hub info, and last valid endpoint | |
542 | * @dev_info2: Max exit latency for device number, root hub port number | |
543 | * @tt_info: tt_info is used to construct split transaction tokens | |
544 | * @dev_state: slot state and device address | |
545 | * | |
546 | * Slot Context - section 6.2.1.1. This assumes the HC uses 32-byte context | |
547 | * structures. If the HC uses 64-byte contexts, there is an additional 32 bytes | |
548 | * reserved at the end of the slot context for HC internal use. | |
549 | */ | |
550 | struct xhci_slot_ctx { | |
28ccd296 ME |
551 | __le32 dev_info; |
552 | __le32 dev_info2; | |
553 | __le32 tt_info; | |
554 | __le32 dev_state; | |
a74588f9 | 555 | /* offset 0x10 to 0x1f reserved for HC internal use */ |
28ccd296 | 556 | __le32 reserved[4]; |
98441973 | 557 | }; |
a74588f9 SS |
558 | |
559 | /* dev_info bitmasks */ | |
560 | /* Route String - 0:19 */ | |
561 | #define ROUTE_STRING_MASK (0xfffff) | |
562 | /* Device speed - values defined by PORTSC Device Speed field - 20:23 */ | |
563 | #define DEV_SPEED (0xf << 20) | |
564 | /* bit 24 reserved */ | |
565 | /* Is this LS/FS device connected through a HS hub? - bit 25 */ | |
566 | #define DEV_MTT (0x1 << 25) | |
567 | /* Set if the device is a hub - bit 26 */ | |
568 | #define DEV_HUB (0x1 << 26) | |
569 | /* Index of the last valid endpoint context in this device context - 27:31 */ | |
3ffbba95 SS |
570 | #define LAST_CTX_MASK (0x1f << 27) |
571 | #define LAST_CTX(p) ((p) << 27) | |
572 | #define LAST_CTX_TO_EP_NUM(p) (((p) >> 27) - 1) | |
3ffbba95 SS |
573 | #define SLOT_FLAG (1 << 0) |
574 | #define EP0_FLAG (1 << 1) | |
a74588f9 SS |
575 | |
576 | /* dev_info2 bitmasks */ | |
577 | /* Max Exit Latency (ms) - worst case time to wake up all links in dev path */ | |
578 | #define MAX_EXIT (0xffff) | |
579 | /* Root hub port number that is needed to access the USB device */ | |
3ffbba95 | 580 | #define ROOT_HUB_PORT(p) (((p) & 0xff) << 16) |
be88fe4f | 581 | #define DEVINFO_TO_ROOT_HUB_PORT(p) (((p) >> 16) & 0xff) |
ac1c1b7f SS |
582 | /* Maximum number of ports under a hub device */ |
583 | #define XHCI_MAX_PORTS(p) (((p) & 0xff) << 24) | |
a74588f9 SS |
584 | |
585 | /* tt_info bitmasks */ | |
586 | /* | |
587 | * TT Hub Slot ID - for low or full speed devices attached to a high-speed hub | |
588 | * The Slot ID of the hub that isolates the high speed signaling from | |
589 | * this low or full-speed device. '0' if attached to root hub port. | |
590 | */ | |
591 | #define TT_SLOT (0xff) | |
592 | /* | |
593 | * The number of the downstream facing port of the high-speed hub | |
594 | * '0' if the device is not low or full speed. | |
595 | */ | |
596 | #define TT_PORT (0xff << 8) | |
ac1c1b7f | 597 | #define TT_THINK_TIME(p) (((p) & 0x3) << 16) |
a74588f9 SS |
598 | |
599 | /* dev_state bitmasks */ | |
600 | /* USB device address - assigned by the HC */ | |
3ffbba95 | 601 | #define DEV_ADDR_MASK (0xff) |
a74588f9 SS |
602 | /* bits 8:26 reserved */ |
603 | /* Slot state */ | |
604 | #define SLOT_STATE (0x1f << 27) | |
ae636747 | 605 | #define GET_SLOT_STATE(p) (((p) & (0x1f << 27)) >> 27) |
a74588f9 | 606 | |
e2b02177 ML |
607 | #define SLOT_STATE_DISABLED 0 |
608 | #define SLOT_STATE_ENABLED SLOT_STATE_DISABLED | |
609 | #define SLOT_STATE_DEFAULT 1 | |
610 | #define SLOT_STATE_ADDRESSED 2 | |
611 | #define SLOT_STATE_CONFIGURED 3 | |
a74588f9 SS |
612 | |
613 | /** | |
614 | * struct xhci_ep_ctx | |
615 | * @ep_info: endpoint state, streams, mult, and interval information. | |
616 | * @ep_info2: information on endpoint type, max packet size, max burst size, | |
617 | * error count, and whether the HC will force an event for all | |
618 | * transactions. | |
3ffbba95 SS |
619 | * @deq: 64-bit ring dequeue pointer address. If the endpoint only |
620 | * defines one stream, this points to the endpoint transfer ring. | |
621 | * Otherwise, it points to a stream context array, which has a | |
622 | * ring pointer for each flow. | |
623 | * @tx_info: | |
624 | * Average TRB lengths for the endpoint ring and | |
625 | * max payload within an Endpoint Service Interval Time (ESIT). | |
a74588f9 SS |
626 | * |
627 | * Endpoint Context - section 6.2.1.2. This assumes the HC uses 32-byte context | |
628 | * structures. If the HC uses 64-byte contexts, there is an additional 32 bytes | |
629 | * reserved at the end of the endpoint context for HC internal use. | |
630 | */ | |
631 | struct xhci_ep_ctx { | |
28ccd296 ME |
632 | __le32 ep_info; |
633 | __le32 ep_info2; | |
634 | __le64 deq; | |
635 | __le32 tx_info; | |
a74588f9 | 636 | /* offset 0x14 - 0x1f reserved for HC internal use */ |
28ccd296 | 637 | __le32 reserved[3]; |
98441973 | 638 | }; |
a74588f9 SS |
639 | |
640 | /* ep_info bitmasks */ | |
641 | /* | |
642 | * Endpoint State - bits 0:2 | |
643 | * 0 - disabled | |
644 | * 1 - running | |
645 | * 2 - halted due to halt condition - ok to manipulate endpoint ring | |
646 | * 3 - stopped | |
647 | * 4 - TRB error | |
648 | * 5-7 - reserved | |
649 | */ | |
d0e96f5a SS |
650 | #define EP_STATE_MASK (0xf) |
651 | #define EP_STATE_DISABLED 0 | |
652 | #define EP_STATE_RUNNING 1 | |
653 | #define EP_STATE_HALTED 2 | |
654 | #define EP_STATE_STOPPED 3 | |
655 | #define EP_STATE_ERROR 4 | |
a74588f9 | 656 | /* Mult - Max number of burtst within an interval, in EP companion desc. */ |
5a6c2f3f | 657 | #define EP_MULT(p) (((p) & 0x3) << 8) |
9af5d71d | 658 | #define CTX_TO_EP_MULT(p) (((p) >> 8) & 0x3) |
a74588f9 SS |
659 | /* bits 10:14 are Max Primary Streams */ |
660 | /* bit 15 is Linear Stream Array */ | |
661 | /* Interval - period between requests to an endpoint - 125u increments. */ | |
5a6c2f3f | 662 | #define EP_INTERVAL(p) (((p) & 0xff) << 16) |
624defa1 | 663 | #define EP_INTERVAL_TO_UFRAMES(p) (1 << (((p) >> 16) & 0xff)) |
9af5d71d | 664 | #define CTX_TO_EP_INTERVAL(p) (((p) >> 16) & 0xff) |
8df75f42 SS |
665 | #define EP_MAXPSTREAMS_MASK (0x1f << 10) |
666 | #define EP_MAXPSTREAMS(p) (((p) << 10) & EP_MAXPSTREAMS_MASK) | |
667 | /* Endpoint is set up with a Linear Stream Array (vs. Secondary Stream Array) */ | |
668 | #define EP_HAS_LSA (1 << 15) | |
a74588f9 SS |
669 | |
670 | /* ep_info2 bitmasks */ | |
671 | /* | |
672 | * Force Event - generate transfer events for all TRBs for this endpoint | |
673 | * This will tell the HC to ignore the IOC and ISP flags (for debugging only). | |
674 | */ | |
675 | #define FORCE_EVENT (0x1) | |
676 | #define ERROR_COUNT(p) (((p) & 0x3) << 1) | |
82d1009f | 677 | #define CTX_TO_EP_TYPE(p) (((p) >> 3) & 0x7) |
a74588f9 SS |
678 | #define EP_TYPE(p) ((p) << 3) |
679 | #define ISOC_OUT_EP 1 | |
680 | #define BULK_OUT_EP 2 | |
681 | #define INT_OUT_EP 3 | |
682 | #define CTRL_EP 4 | |
683 | #define ISOC_IN_EP 5 | |
684 | #define BULK_IN_EP 6 | |
685 | #define INT_IN_EP 7 | |
686 | /* bit 6 reserved */ | |
687 | /* bit 7 is Host Initiate Disable - for disabling stream selection */ | |
688 | #define MAX_BURST(p) (((p)&0xff) << 8) | |
9af5d71d | 689 | #define CTX_TO_MAX_BURST(p) (((p) >> 8) & 0xff) |
a74588f9 | 690 | #define MAX_PACKET(p) (((p)&0xffff) << 16) |
2d3f1fac SS |
691 | #define MAX_PACKET_MASK (0xffff << 16) |
692 | #define MAX_PACKET_DECODED(p) (((p) >> 16) & 0xffff) | |
a74588f9 | 693 | |
dc07c91b AX |
694 | /* Get max packet size from ep desc. Bit 10..0 specify the max packet size. |
695 | * USB2.0 spec 9.6.6. | |
696 | */ | |
697 | #define GET_MAX_PACKET(p) ((p) & 0x7ff) | |
698 | ||
9238f25d SS |
699 | /* tx_info bitmasks */ |
700 | #define AVG_TRB_LENGTH_FOR_EP(p) ((p) & 0xffff) | |
701 | #define MAX_ESIT_PAYLOAD_FOR_EP(p) (((p) & 0xffff) << 16) | |
9af5d71d | 702 | #define CTX_TO_MAX_ESIT_PAYLOAD(p) (((p) >> 16) & 0xffff) |
9238f25d | 703 | |
bf161e85 SS |
704 | /* deq bitmasks */ |
705 | #define EP_CTX_CYCLE_MASK (1 << 0) | |
9aad95e2 | 706 | #define SCTX_DEQ_MASK (~0xfL) |
bf161e85 | 707 | |
a74588f9 SS |
708 | |
709 | /** | |
d115b048 JY |
710 | * struct xhci_input_control_context |
711 | * Input control context; see section 6.2.5. | |
a74588f9 SS |
712 | * |
713 | * @drop_context: set the bit of the endpoint context you want to disable | |
714 | * @add_context: set the bit of the endpoint context you want to enable | |
715 | */ | |
d115b048 | 716 | struct xhci_input_control_ctx { |
28ccd296 ME |
717 | __le32 drop_flags; |
718 | __le32 add_flags; | |
719 | __le32 rsvd2[6]; | |
98441973 | 720 | }; |
a74588f9 | 721 | |
9af5d71d SS |
722 | #define EP_IS_ADDED(ctrl_ctx, i) \ |
723 | (le32_to_cpu(ctrl_ctx->add_flags) & (1 << (i + 1))) | |
724 | #define EP_IS_DROPPED(ctrl_ctx, i) \ | |
725 | (le32_to_cpu(ctrl_ctx->drop_flags) & (1 << (i + 1))) | |
726 | ||
913a8a34 SS |
727 | /* Represents everything that is needed to issue a command on the command ring. |
728 | * It's useful to pre-allocate these for commands that cannot fail due to | |
729 | * out-of-memory errors, like freeing streams. | |
730 | */ | |
731 | struct xhci_command { | |
732 | /* Input context for changing device state */ | |
733 | struct xhci_container_ctx *in_ctx; | |
734 | u32 status; | |
735 | /* If completion is null, no one is waiting on this command | |
736 | * and the structure can be freed after the command completes. | |
737 | */ | |
738 | struct completion *completion; | |
739 | union xhci_trb *command_trb; | |
740 | struct list_head cmd_list; | |
741 | }; | |
742 | ||
a74588f9 SS |
743 | /* drop context bitmasks */ |
744 | #define DROP_EP(x) (0x1 << x) | |
745 | /* add context bitmasks */ | |
746 | #define ADD_EP(x) (0x1 << x) | |
747 | ||
8df75f42 SS |
748 | struct xhci_stream_ctx { |
749 | /* 64-bit stream ring address, cycle state, and stream type */ | |
28ccd296 | 750 | __le64 stream_ring; |
8df75f42 | 751 | /* offset 0x14 - 0x1f reserved for HC internal use */ |
28ccd296 | 752 | __le32 reserved[2]; |
8df75f42 SS |
753 | }; |
754 | ||
755 | /* Stream Context Types (section 6.4.1) - bits 3:1 of stream ctx deq ptr */ | |
63a67a72 | 756 | #define SCT_FOR_CTX(p) (((p) & 0x7) << 1) |
8df75f42 SS |
757 | /* Secondary stream array type, dequeue pointer is to a transfer ring */ |
758 | #define SCT_SEC_TR 0 | |
759 | /* Primary stream array type, dequeue pointer is to a transfer ring */ | |
760 | #define SCT_PRI_TR 1 | |
761 | /* Dequeue pointer is for a secondary stream array (SSA) with 8 entries */ | |
762 | #define SCT_SSA_8 2 | |
763 | #define SCT_SSA_16 3 | |
764 | #define SCT_SSA_32 4 | |
765 | #define SCT_SSA_64 5 | |
766 | #define SCT_SSA_128 6 | |
767 | #define SCT_SSA_256 7 | |
768 | ||
769 | /* Assume no secondary streams for now */ | |
770 | struct xhci_stream_info { | |
771 | struct xhci_ring **stream_rings; | |
772 | /* Number of streams, including stream 0 (which drivers can't use) */ | |
773 | unsigned int num_streams; | |
774 | /* The stream context array may be bigger than | |
775 | * the number of streams the driver asked for | |
776 | */ | |
777 | struct xhci_stream_ctx *stream_ctx_array; | |
778 | unsigned int num_stream_ctxs; | |
779 | dma_addr_t ctx_array_dma; | |
780 | /* For mapping physical TRB addresses to segments in stream rings */ | |
781 | struct radix_tree_root trb_address_map; | |
782 | struct xhci_command *free_streams_command; | |
783 | }; | |
784 | ||
785 | #define SMALL_STREAM_ARRAY_SIZE 256 | |
786 | #define MEDIUM_STREAM_ARRAY_SIZE 1024 | |
787 | ||
9af5d71d SS |
788 | /* Some Intel xHCI host controllers need software to keep track of the bus |
789 | * bandwidth. Keep track of endpoint info here. Each root port is allocated | |
790 | * the full bus bandwidth. We must also treat TTs (including each port under a | |
791 | * multi-TT hub) as a separate bandwidth domain. The direct memory interface | |
792 | * (DMI) also limits the total bandwidth (across all domains) that can be used. | |
793 | */ | |
794 | struct xhci_bw_info { | |
170c0263 | 795 | /* ep_interval is zero-based */ |
9af5d71d | 796 | unsigned int ep_interval; |
170c0263 | 797 | /* mult and num_packets are one-based */ |
9af5d71d SS |
798 | unsigned int mult; |
799 | unsigned int num_packets; | |
800 | unsigned int max_packet_size; | |
801 | unsigned int max_esit_payload; | |
802 | unsigned int type; | |
803 | }; | |
804 | ||
c29eea62 SS |
805 | /* "Block" sizes in bytes the hardware uses for different device speeds. |
806 | * The logic in this part of the hardware limits the number of bits the hardware | |
807 | * can use, so must represent bandwidth in a less precise manner to mimic what | |
808 | * the scheduler hardware computes. | |
809 | */ | |
810 | #define FS_BLOCK 1 | |
811 | #define HS_BLOCK 4 | |
812 | #define SS_BLOCK 16 | |
813 | #define DMI_BLOCK 32 | |
814 | ||
815 | /* Each device speed has a protocol overhead (CRC, bit stuffing, etc) associated | |
816 | * with each byte transferred. SuperSpeed devices have an initial overhead to | |
817 | * set up bursts. These are in blocks, see above. LS overhead has already been | |
818 | * translated into FS blocks. | |
819 | */ | |
820 | #define DMI_OVERHEAD 8 | |
821 | #define DMI_OVERHEAD_BURST 4 | |
822 | #define SS_OVERHEAD 8 | |
823 | #define SS_OVERHEAD_BURST 32 | |
824 | #define HS_OVERHEAD 26 | |
825 | #define FS_OVERHEAD 20 | |
826 | #define LS_OVERHEAD 128 | |
827 | /* The TTs need to claim roughly twice as much bandwidth (94 bytes per | |
828 | * microframe ~= 24Mbps) of the HS bus as the devices can actually use because | |
829 | * of overhead associated with split transfers crossing microframe boundaries. | |
830 | * 31 blocks is pure protocol overhead. | |
831 | */ | |
832 | #define TT_HS_OVERHEAD (31 + 94) | |
833 | #define TT_DMI_OVERHEAD (25 + 12) | |
834 | ||
835 | /* Bandwidth limits in blocks */ | |
836 | #define FS_BW_LIMIT 1285 | |
837 | #define TT_BW_LIMIT 1320 | |
838 | #define HS_BW_LIMIT 1607 | |
839 | #define SS_BW_LIMIT_IN 3906 | |
840 | #define DMI_BW_LIMIT_IN 3906 | |
841 | #define SS_BW_LIMIT_OUT 3906 | |
842 | #define DMI_BW_LIMIT_OUT 3906 | |
843 | ||
844 | /* Percentage of bus bandwidth reserved for non-periodic transfers */ | |
845 | #define FS_BW_RESERVED 10 | |
846 | #define HS_BW_RESERVED 20 | |
2b698999 | 847 | #define SS_BW_RESERVED 10 |
c29eea62 | 848 | |
63a0d9ab SS |
849 | struct xhci_virt_ep { |
850 | struct xhci_ring *ring; | |
8df75f42 SS |
851 | /* Related to endpoints that are configured to use stream IDs only */ |
852 | struct xhci_stream_info *stream_info; | |
63a0d9ab SS |
853 | /* Temporary storage in case the configure endpoint command fails and we |
854 | * have to restore the device state to the previous state | |
855 | */ | |
856 | struct xhci_ring *new_ring; | |
857 | unsigned int ep_state; | |
858 | #define SET_DEQ_PENDING (1 << 0) | |
678539cf SS |
859 | #define EP_HALTED (1 << 1) /* For stall handling */ |
860 | #define EP_HALT_PENDING (1 << 2) /* For URB cancellation */ | |
8df75f42 SS |
861 | /* Transitioning the endpoint to using streams, don't enqueue URBs */ |
862 | #define EP_GETTING_STREAMS (1 << 3) | |
863 | #define EP_HAS_STREAMS (1 << 4) | |
864 | /* Transitioning the endpoint to not using streams, don't enqueue URBs */ | |
865 | #define EP_GETTING_NO_STREAMS (1 << 5) | |
63a0d9ab SS |
866 | /* ---- Related to URB cancellation ---- */ |
867 | struct list_head cancelled_td_list; | |
63a0d9ab | 868 | struct xhci_td *stopped_td; |
e9df17eb | 869 | unsigned int stopped_stream; |
6f5165cf SS |
870 | /* Watchdog timer for stop endpoint command to cancel URBs */ |
871 | struct timer_list stop_cmd_timer; | |
872 | int stop_cmds_pending; | |
873 | struct xhci_hcd *xhci; | |
bf161e85 SS |
874 | /* Dequeue pointer and dequeue segment for a submitted Set TR Dequeue |
875 | * command. We'll need to update the ring's dequeue segment and dequeue | |
876 | * pointer after the command completes. | |
877 | */ | |
878 | struct xhci_segment *queued_deq_seg; | |
879 | union xhci_trb *queued_deq_ptr; | |
d18240db AX |
880 | /* |
881 | * Sometimes the xHC can not process isochronous endpoint ring quickly | |
882 | * enough, and it will miss some isoc tds on the ring and generate | |
883 | * a Missed Service Error Event. | |
884 | * Set skip flag when receive a Missed Service Error Event and | |
885 | * process the missed tds on the endpoint ring. | |
886 | */ | |
887 | bool skip; | |
2e27980e | 888 | /* Bandwidth checking storage */ |
9af5d71d | 889 | struct xhci_bw_info bw_info; |
2e27980e | 890 | struct list_head bw_endpoint_list; |
63a0d9ab SS |
891 | }; |
892 | ||
839c817c SS |
893 | enum xhci_overhead_type { |
894 | LS_OVERHEAD_TYPE = 0, | |
895 | FS_OVERHEAD_TYPE, | |
896 | HS_OVERHEAD_TYPE, | |
897 | }; | |
898 | ||
899 | struct xhci_interval_bw { | |
900 | unsigned int num_packets; | |
2e27980e SS |
901 | /* Sorted by max packet size. |
902 | * Head of the list is the greatest max packet size. | |
903 | */ | |
904 | struct list_head endpoints; | |
839c817c SS |
905 | /* How many endpoints of each speed are present. */ |
906 | unsigned int overhead[3]; | |
907 | }; | |
908 | ||
909 | #define XHCI_MAX_INTERVAL 16 | |
910 | ||
911 | struct xhci_interval_bw_table { | |
912 | unsigned int interval0_esit_payload; | |
913 | struct xhci_interval_bw interval_bw[XHCI_MAX_INTERVAL]; | |
c29eea62 SS |
914 | /* Includes reserved bandwidth for async endpoints */ |
915 | unsigned int bw_used; | |
2b698999 SS |
916 | unsigned int ss_bw_in; |
917 | unsigned int ss_bw_out; | |
839c817c SS |
918 | }; |
919 | ||
920 | ||
3ffbba95 | 921 | struct xhci_virt_device { |
64927730 | 922 | struct usb_device *udev; |
3ffbba95 SS |
923 | /* |
924 | * Commands to the hardware are passed an "input context" that | |
925 | * tells the hardware what to change in its data structures. | |
926 | * The hardware will return changes in an "output context" that | |
927 | * software must allocate for the hardware. We need to keep | |
928 | * track of input and output contexts separately because | |
929 | * these commands might fail and we don't trust the hardware. | |
930 | */ | |
d115b048 | 931 | struct xhci_container_ctx *out_ctx; |
3ffbba95 | 932 | /* Used for addressing devices and configuration changes */ |
d115b048 | 933 | struct xhci_container_ctx *in_ctx; |
74f9fe21 SS |
934 | /* Rings saved to ensure old alt settings can be re-instated */ |
935 | struct xhci_ring **ring_cache; | |
936 | int num_rings_cached; | |
937 | #define XHCI_MAX_RINGS_CACHED 31 | |
63a0d9ab | 938 | struct xhci_virt_ep eps[31]; |
f94e0186 | 939 | struct completion cmd_completion; |
fe30182c | 940 | u8 fake_port; |
66381755 | 941 | u8 real_port; |
839c817c SS |
942 | struct xhci_interval_bw_table *bw_table; |
943 | struct xhci_tt_bw_info *tt_info; | |
3b3db026 SS |
944 | /* The current max exit latency for the enabled USB3 link states. */ |
945 | u16 current_mel; | |
839c817c SS |
946 | }; |
947 | ||
948 | /* | |
949 | * For each roothub, keep track of the bandwidth information for each periodic | |
950 | * interval. | |
951 | * | |
952 | * If a high speed hub is attached to the roothub, each TT associated with that | |
953 | * hub is a separate bandwidth domain. The interval information for the | |
954 | * endpoints on the devices under that TT will appear in the TT structure. | |
955 | */ | |
956 | struct xhci_root_port_bw_info { | |
957 | struct list_head tts; | |
958 | unsigned int num_active_tts; | |
959 | struct xhci_interval_bw_table bw_table; | |
960 | }; | |
961 | ||
962 | struct xhci_tt_bw_info { | |
963 | struct list_head tt_list; | |
964 | int slot_id; | |
965 | int ttport; | |
966 | struct xhci_interval_bw_table bw_table; | |
967 | int active_eps; | |
3ffbba95 SS |
968 | }; |
969 | ||
970 | ||
a74588f9 SS |
971 | /** |
972 | * struct xhci_device_context_array | |
973 | * @dev_context_ptr array of 64-bit DMA addresses for device contexts | |
974 | */ | |
975 | struct xhci_device_context_array { | |
976 | /* 64-bit device addresses; we only write 32-bit addresses */ | |
28ccd296 | 977 | __le64 dev_context_ptrs[MAX_HC_SLOTS]; |
a74588f9 SS |
978 | /* private xHCD pointers */ |
979 | dma_addr_t dma; | |
98441973 | 980 | }; |
a74588f9 SS |
981 | /* TODO: write function to set the 64-bit device DMA address */ |
982 | /* | |
983 | * TODO: change this to be dynamically sized at HC mem init time since the HC | |
984 | * might not be able to handle the maximum number of devices possible. | |
985 | */ | |
986 | ||
987 | ||
0ebbab37 SS |
988 | struct xhci_transfer_event { |
989 | /* 64-bit buffer address, or immediate data */ | |
28ccd296 ME |
990 | __le64 buffer; |
991 | __le32 transfer_len; | |
0ebbab37 | 992 | /* This field is interpreted differently based on the type of TRB */ |
28ccd296 | 993 | __le32 flags; |
98441973 | 994 | }; |
0ebbab37 | 995 | |
1c11a172 VG |
996 | /* Transfer event TRB length bit mask */ |
997 | /* bits 0:23 */ | |
998 | #define EVENT_TRB_LEN(p) ((p) & 0xffffff) | |
999 | ||
d0e96f5a SS |
1000 | /** Transfer Event bit fields **/ |
1001 | #define TRB_TO_EP_ID(p) (((p) >> 16) & 0x1f) | |
1002 | ||
0ebbab37 SS |
1003 | /* Completion Code - only applicable for some types of TRBs */ |
1004 | #define COMP_CODE_MASK (0xff << 24) | |
1005 | #define GET_COMP_CODE(p) (((p) & COMP_CODE_MASK) >> 24) | |
1006 | #define COMP_SUCCESS 1 | |
1007 | /* Data Buffer Error */ | |
1008 | #define COMP_DB_ERR 2 | |
1009 | /* Babble Detected Error */ | |
1010 | #define COMP_BABBLE 3 | |
1011 | /* USB Transaction Error */ | |
1012 | #define COMP_TX_ERR 4 | |
1013 | /* TRB Error - some TRB field is invalid */ | |
1014 | #define COMP_TRB_ERR 5 | |
1015 | /* Stall Error - USB device is stalled */ | |
1016 | #define COMP_STALL 6 | |
1017 | /* Resource Error - HC doesn't have memory for that device configuration */ | |
1018 | #define COMP_ENOMEM 7 | |
1019 | /* Bandwidth Error - not enough room in schedule for this dev config */ | |
1020 | #define COMP_BW_ERR 8 | |
1021 | /* No Slots Available Error - HC ran out of device slots */ | |
1022 | #define COMP_ENOSLOTS 9 | |
1023 | /* Invalid Stream Type Error */ | |
1024 | #define COMP_STREAM_ERR 10 | |
1025 | /* Slot Not Enabled Error - doorbell rung for disabled device slot */ | |
1026 | #define COMP_EBADSLT 11 | |
1027 | /* Endpoint Not Enabled Error */ | |
1028 | #define COMP_EBADEP 12 | |
1029 | /* Short Packet */ | |
1030 | #define COMP_SHORT_TX 13 | |
1031 | /* Ring Underrun - doorbell rung for an empty isoc OUT ep ring */ | |
1032 | #define COMP_UNDERRUN 14 | |
1033 | /* Ring Overrun - isoc IN ep ring is empty when ep is scheduled to RX */ | |
1034 | #define COMP_OVERRUN 15 | |
1035 | /* Virtual Function Event Ring Full Error */ | |
1036 | #define COMP_VF_FULL 16 | |
1037 | /* Parameter Error - Context parameter is invalid */ | |
1038 | #define COMP_EINVAL 17 | |
1039 | /* Bandwidth Overrun Error - isoc ep exceeded its allocated bandwidth */ | |
1040 | #define COMP_BW_OVER 18 | |
1041 | /* Context State Error - illegal context state transition requested */ | |
1042 | #define COMP_CTX_STATE 19 | |
1043 | /* No Ping Response Error - HC didn't get PING_RESPONSE in time to TX */ | |
1044 | #define COMP_PING_ERR 20 | |
1045 | /* Event Ring is full */ | |
1046 | #define COMP_ER_FULL 21 | |
f6ba6fe2 AH |
1047 | /* Incompatible Device Error */ |
1048 | #define COMP_DEV_ERR 22 | |
0ebbab37 SS |
1049 | /* Missed Service Error - HC couldn't service an isoc ep within interval */ |
1050 | #define COMP_MISSED_INT 23 | |
1051 | /* Successfully stopped command ring */ | |
1052 | #define COMP_CMD_STOP 24 | |
1053 | /* Successfully aborted current command and stopped command ring */ | |
1054 | #define COMP_CMD_ABORT 25 | |
1055 | /* Stopped - transfer was terminated by a stop endpoint command */ | |
1056 | #define COMP_STOP 26 | |
25985edc | 1057 | /* Same as COMP_EP_STOPPED, but the transferred length in the event is invalid */ |
0ebbab37 SS |
1058 | #define COMP_STOP_INVAL 27 |
1059 | /* Control Abort Error - Debug Capability - control pipe aborted */ | |
1060 | #define COMP_DBG_ABORT 28 | |
1bb73a88 AH |
1061 | /* Max Exit Latency Too Large Error */ |
1062 | #define COMP_MEL_ERR 29 | |
1063 | /* TRB type 30 reserved */ | |
0ebbab37 SS |
1064 | /* Isoc Buffer Overrun - an isoc IN ep sent more data than could fit in TD */ |
1065 | #define COMP_BUFF_OVER 31 | |
1066 | /* Event Lost Error - xHC has an "internal event overrun condition" */ | |
1067 | #define COMP_ISSUES 32 | |
1068 | /* Undefined Error - reported when other error codes don't apply */ | |
1069 | #define COMP_UNKNOWN 33 | |
1070 | /* Invalid Stream ID Error */ | |
1071 | #define COMP_STRID_ERR 34 | |
1072 | /* Secondary Bandwidth Error - may be returned by a Configure Endpoint cmd */ | |
0ebbab37 SS |
1073 | #define COMP_2ND_BW_ERR 35 |
1074 | /* Split Transaction Error */ | |
1075 | #define COMP_SPLIT_ERR 36 | |
1076 | ||
1077 | struct xhci_link_trb { | |
1078 | /* 64-bit segment pointer*/ | |
28ccd296 ME |
1079 | __le64 segment_ptr; |
1080 | __le32 intr_target; | |
1081 | __le32 control; | |
98441973 | 1082 | }; |
0ebbab37 SS |
1083 | |
1084 | /* control bitfields */ | |
1085 | #define LINK_TOGGLE (0x1<<1) | |
1086 | ||
7f84eef0 SS |
1087 | /* Command completion event TRB */ |
1088 | struct xhci_event_cmd { | |
1089 | /* Pointer to command TRB, or the value passed by the event data trb */ | |
28ccd296 ME |
1090 | __le64 cmd_trb; |
1091 | __le32 status; | |
1092 | __le32 flags; | |
98441973 | 1093 | }; |
0ebbab37 | 1094 | |
3ffbba95 | 1095 | /* flags bitmasks */ |
48fc7dbd DW |
1096 | |
1097 | /* Address device - disable SetAddress */ | |
1098 | #define TRB_BSR (1<<9) | |
1099 | enum xhci_setup_dev { | |
1100 | SETUP_CONTEXT_ONLY, | |
1101 | SETUP_CONTEXT_ADDRESS, | |
1102 | }; | |
1103 | ||
3ffbba95 SS |
1104 | /* bits 16:23 are the virtual function ID */ |
1105 | /* bits 24:31 are the slot ID */ | |
1106 | #define TRB_TO_SLOT_ID(p) (((p) & (0xff<<24)) >> 24) | |
1107 | #define SLOT_ID_FOR_TRB(p) (((p) & 0xff) << 24) | |
0ebbab37 | 1108 | |
ae636747 SS |
1109 | /* Stop Endpoint TRB - ep_index to endpoint ID for this TRB */ |
1110 | #define TRB_TO_EP_INDEX(p) ((((p) & (0x1f << 16)) >> 16) - 1) | |
1111 | #define EP_ID_FOR_TRB(p) ((((p) + 1) & 0x1f) << 16) | |
1112 | ||
be88fe4f AX |
1113 | #define SUSPEND_PORT_FOR_TRB(p) (((p) & 1) << 23) |
1114 | #define TRB_TO_SUSPEND_PORT(p) (((p) & (1 << 23)) >> 23) | |
1115 | #define LAST_EP_INDEX 30 | |
1116 | ||
95241dbd | 1117 | /* Set TR Dequeue Pointer command TRB fields, 6.4.3.9 */ |
e9df17eb SS |
1118 | #define TRB_TO_STREAM_ID(p) ((((p) & (0xffff << 16)) >> 16)) |
1119 | #define STREAM_ID_FOR_TRB(p) ((((p)) & 0xffff) << 16) | |
95241dbd | 1120 | #define SCT_FOR_TRB(p) (((p) << 1) & 0x7) |
e9df17eb | 1121 | |
ae636747 | 1122 | |
0f2a7930 SS |
1123 | /* Port Status Change Event TRB fields */ |
1124 | /* Port ID - bits 31:24 */ | |
1125 | #define GET_PORT_ID(p) (((p) & (0xff << 24)) >> 24) | |
1126 | ||
0ebbab37 SS |
1127 | /* Normal TRB fields */ |
1128 | /* transfer_len bitmasks - bits 0:16 */ | |
1129 | #define TRB_LEN(p) ((p) & 0x1ffff) | |
0ebbab37 SS |
1130 | /* Interrupter Target - which MSI-X vector to target the completion event at */ |
1131 | #define TRB_INTR_TARGET(p) (((p) & 0x3ff) << 22) | |
1132 | #define GET_INTR_TARGET(p) (((p) >> 22) & 0x3ff) | |
5cd43e33 | 1133 | #define TRB_TBC(p) (((p) & 0x3) << 7) |
b61d378f | 1134 | #define TRB_TLBPC(p) (((p) & 0xf) << 16) |
0ebbab37 SS |
1135 | |
1136 | /* Cycle bit - indicates TRB ownership by HC or HCD */ | |
1137 | #define TRB_CYCLE (1<<0) | |
1138 | /* | |
1139 | * Force next event data TRB to be evaluated before task switch. | |
1140 | * Used to pass OS data back after a TD completes. | |
1141 | */ | |
1142 | #define TRB_ENT (1<<1) | |
1143 | /* Interrupt on short packet */ | |
1144 | #define TRB_ISP (1<<2) | |
1145 | /* Set PCIe no snoop attribute */ | |
1146 | #define TRB_NO_SNOOP (1<<3) | |
1147 | /* Chain multiple TRBs into a TD */ | |
1148 | #define TRB_CHAIN (1<<4) | |
1149 | /* Interrupt on completion */ | |
1150 | #define TRB_IOC (1<<5) | |
1151 | /* The buffer pointer contains immediate data */ | |
1152 | #define TRB_IDT (1<<6) | |
1153 | ||
ad106f29 AX |
1154 | /* Block Event Interrupt */ |
1155 | #define TRB_BEI (1<<9) | |
0ebbab37 SS |
1156 | |
1157 | /* Control transfer TRB specific fields */ | |
1158 | #define TRB_DIR_IN (1<<16) | |
b83cdc8f AX |
1159 | #define TRB_TX_TYPE(p) ((p) << 16) |
1160 | #define TRB_DATA_OUT 2 | |
1161 | #define TRB_DATA_IN 3 | |
0ebbab37 | 1162 | |
04e51901 AX |
1163 | /* Isochronous TRB specific fields */ |
1164 | #define TRB_SIA (1<<31) | |
1165 | ||
7f84eef0 | 1166 | struct xhci_generic_trb { |
28ccd296 | 1167 | __le32 field[4]; |
98441973 | 1168 | }; |
7f84eef0 SS |
1169 | |
1170 | union xhci_trb { | |
1171 | struct xhci_link_trb link; | |
1172 | struct xhci_transfer_event trans_event; | |
1173 | struct xhci_event_cmd event_cmd; | |
1174 | struct xhci_generic_trb generic; | |
1175 | }; | |
1176 | ||
0ebbab37 SS |
1177 | /* TRB bit mask */ |
1178 | #define TRB_TYPE_BITMASK (0xfc00) | |
1179 | #define TRB_TYPE(p) ((p) << 10) | |
0238634d | 1180 | #define TRB_FIELD_TO_TYPE(p) (((p) & TRB_TYPE_BITMASK) >> 10) |
0ebbab37 SS |
1181 | /* TRB type IDs */ |
1182 | /* bulk, interrupt, isoc scatter/gather, and control data stage */ | |
1183 | #define TRB_NORMAL 1 | |
1184 | /* setup stage for control transfers */ | |
1185 | #define TRB_SETUP 2 | |
1186 | /* data stage for control transfers */ | |
1187 | #define TRB_DATA 3 | |
1188 | /* status stage for control transfers */ | |
1189 | #define TRB_STATUS 4 | |
1190 | /* isoc transfers */ | |
1191 | #define TRB_ISOC 5 | |
1192 | /* TRB for linking ring segments */ | |
1193 | #define TRB_LINK 6 | |
1194 | #define TRB_EVENT_DATA 7 | |
1195 | /* Transfer Ring No-op (not for the command ring) */ | |
1196 | #define TRB_TR_NOOP 8 | |
1197 | /* Command TRBs */ | |
1198 | /* Enable Slot Command */ | |
1199 | #define TRB_ENABLE_SLOT 9 | |
1200 | /* Disable Slot Command */ | |
1201 | #define TRB_DISABLE_SLOT 10 | |
1202 | /* Address Device Command */ | |
1203 | #define TRB_ADDR_DEV 11 | |
1204 | /* Configure Endpoint Command */ | |
1205 | #define TRB_CONFIG_EP 12 | |
1206 | /* Evaluate Context Command */ | |
1207 | #define TRB_EVAL_CONTEXT 13 | |
a1587d97 SS |
1208 | /* Reset Endpoint Command */ |
1209 | #define TRB_RESET_EP 14 | |
0ebbab37 SS |
1210 | /* Stop Transfer Ring Command */ |
1211 | #define TRB_STOP_RING 15 | |
1212 | /* Set Transfer Ring Dequeue Pointer Command */ | |
1213 | #define TRB_SET_DEQ 16 | |
1214 | /* Reset Device Command */ | |
1215 | #define TRB_RESET_DEV 17 | |
1216 | /* Force Event Command (opt) */ | |
1217 | #define TRB_FORCE_EVENT 18 | |
1218 | /* Negotiate Bandwidth Command (opt) */ | |
1219 | #define TRB_NEG_BANDWIDTH 19 | |
1220 | /* Set Latency Tolerance Value Command (opt) */ | |
1221 | #define TRB_SET_LT 20 | |
1222 | /* Get port bandwidth Command */ | |
1223 | #define TRB_GET_BW 21 | |
1224 | /* Force Header Command - generate a transaction or link management packet */ | |
1225 | #define TRB_FORCE_HEADER 22 | |
1226 | /* No-op Command - not for transfer rings */ | |
1227 | #define TRB_CMD_NOOP 23 | |
1228 | /* TRB IDs 24-31 reserved */ | |
1229 | /* Event TRBS */ | |
1230 | /* Transfer Event */ | |
1231 | #define TRB_TRANSFER 32 | |
1232 | /* Command Completion Event */ | |
1233 | #define TRB_COMPLETION 33 | |
1234 | /* Port Status Change Event */ | |
1235 | #define TRB_PORT_STATUS 34 | |
1236 | /* Bandwidth Request Event (opt) */ | |
1237 | #define TRB_BANDWIDTH_EVENT 35 | |
1238 | /* Doorbell Event (opt) */ | |
1239 | #define TRB_DOORBELL 36 | |
1240 | /* Host Controller Event */ | |
1241 | #define TRB_HC_EVENT 37 | |
1242 | /* Device Notification Event - device sent function wake notification */ | |
1243 | #define TRB_DEV_NOTE 38 | |
1244 | /* MFINDEX Wrap Event - microframe counter wrapped */ | |
1245 | #define TRB_MFINDEX_WRAP 39 | |
1246 | /* TRB IDs 40-47 reserved, 48-63 is vendor-defined */ | |
1247 | ||
0238634d SS |
1248 | /* Nec vendor-specific command completion event. */ |
1249 | #define TRB_NEC_CMD_COMP 48 | |
1250 | /* Get NEC firmware revision. */ | |
1251 | #define TRB_NEC_GET_FW 49 | |
1252 | ||
f5960b69 ME |
1253 | #define TRB_TYPE_LINK(x) (((x) & TRB_TYPE_BITMASK) == TRB_TYPE(TRB_LINK)) |
1254 | /* Above, but for __le32 types -- can avoid work by swapping constants: */ | |
1255 | #define TRB_TYPE_LINK_LE32(x) (((x) & cpu_to_le32(TRB_TYPE_BITMASK)) == \ | |
1256 | cpu_to_le32(TRB_TYPE(TRB_LINK))) | |
1257 | #define TRB_TYPE_NOOP_LE32(x) (((x) & cpu_to_le32(TRB_TYPE_BITMASK)) == \ | |
1258 | cpu_to_le32(TRB_TYPE(TRB_TR_NOOP))) | |
1259 | ||
0238634d SS |
1260 | #define NEC_FW_MINOR(p) (((p) >> 0) & 0xff) |
1261 | #define NEC_FW_MAJOR(p) (((p) >> 8) & 0xff) | |
1262 | ||
0ebbab37 SS |
1263 | /* |
1264 | * TRBS_PER_SEGMENT must be a multiple of 4, | |
1265 | * since the command ring is 64-byte aligned. | |
1266 | * It must also be greater than 16. | |
1267 | */ | |
1386ff75 | 1268 | #define TRBS_PER_SEGMENT 64 |
913a8a34 SS |
1269 | /* Allow two commands + a link TRB, along with any reserved command TRBs */ |
1270 | #define MAX_RSVD_CMD_TRBS (TRBS_PER_SEGMENT - 3) | |
eb8ccd2b DH |
1271 | #define TRB_SEGMENT_SIZE (TRBS_PER_SEGMENT*16) |
1272 | #define TRB_SEGMENT_SHIFT (ilog2(TRB_SEGMENT_SIZE)) | |
b10de142 SS |
1273 | /* TRB buffer pointers can't cross 64KB boundaries */ |
1274 | #define TRB_MAX_BUFF_SHIFT 16 | |
1275 | #define TRB_MAX_BUFF_SIZE (1 << TRB_MAX_BUFF_SHIFT) | |
0ebbab37 SS |
1276 | |
1277 | struct xhci_segment { | |
1278 | union xhci_trb *trbs; | |
1279 | /* private to HCD */ | |
1280 | struct xhci_segment *next; | |
1281 | dma_addr_t dma; | |
98441973 | 1282 | }; |
0ebbab37 | 1283 | |
ae636747 SS |
1284 | struct xhci_td { |
1285 | struct list_head td_list; | |
1286 | struct list_head cancelled_td_list; | |
1287 | struct urb *urb; | |
1288 | struct xhci_segment *start_seg; | |
1289 | union xhci_trb *first_trb; | |
1290 | union xhci_trb *last_trb; | |
1291 | }; | |
1292 | ||
6e4468b9 EF |
1293 | /* xHCI command default timeout value */ |
1294 | #define XHCI_CMD_DEFAULT_TIMEOUT (5 * HZ) | |
1295 | ||
b92cc66c EF |
1296 | /* command descriptor */ |
1297 | struct xhci_cd { | |
b92cc66c EF |
1298 | struct xhci_command *command; |
1299 | union xhci_trb *cmd_trb; | |
1300 | }; | |
1301 | ||
ac9d8fe7 SS |
1302 | struct xhci_dequeue_state { |
1303 | struct xhci_segment *new_deq_seg; | |
1304 | union xhci_trb *new_deq_ptr; | |
1305 | int new_cycle_state; | |
1306 | }; | |
1307 | ||
3b72fca0 AX |
1308 | enum xhci_ring_type { |
1309 | TYPE_CTRL = 0, | |
1310 | TYPE_ISOC, | |
1311 | TYPE_BULK, | |
1312 | TYPE_INTR, | |
1313 | TYPE_STREAM, | |
1314 | TYPE_COMMAND, | |
1315 | TYPE_EVENT, | |
1316 | }; | |
1317 | ||
0ebbab37 SS |
1318 | struct xhci_ring { |
1319 | struct xhci_segment *first_seg; | |
3fe4fe08 | 1320 | struct xhci_segment *last_seg; |
0ebbab37 | 1321 | union xhci_trb *enqueue; |
7f84eef0 SS |
1322 | struct xhci_segment *enq_seg; |
1323 | unsigned int enq_updates; | |
0ebbab37 | 1324 | union xhci_trb *dequeue; |
7f84eef0 SS |
1325 | struct xhci_segment *deq_seg; |
1326 | unsigned int deq_updates; | |
d0e96f5a | 1327 | struct list_head td_list; |
0ebbab37 SS |
1328 | /* |
1329 | * Write the cycle state into the TRB cycle field to give ownership of | |
1330 | * the TRB to the host controller (if we are the producer), or to check | |
1331 | * if we own the TRB (if we are the consumer). See section 4.9.1. | |
1332 | */ | |
1333 | u32 cycle_state; | |
e9df17eb | 1334 | unsigned int stream_id; |
3fe4fe08 | 1335 | unsigned int num_segs; |
b008df60 AX |
1336 | unsigned int num_trbs_free; |
1337 | unsigned int num_trbs_free_temp; | |
3b72fca0 | 1338 | enum xhci_ring_type type; |
ad808333 | 1339 | bool last_td_was_short; |
15341303 | 1340 | struct radix_tree_root *trb_address_map; |
0ebbab37 SS |
1341 | }; |
1342 | ||
1343 | struct xhci_erst_entry { | |
1344 | /* 64-bit event ring segment address */ | |
28ccd296 ME |
1345 | __le64 seg_addr; |
1346 | __le32 seg_size; | |
0ebbab37 | 1347 | /* Set to zero */ |
28ccd296 | 1348 | __le32 rsvd; |
98441973 | 1349 | }; |
0ebbab37 SS |
1350 | |
1351 | struct xhci_erst { | |
1352 | struct xhci_erst_entry *entries; | |
1353 | unsigned int num_entries; | |
1354 | /* xhci->event_ring keeps track of segment dma addresses */ | |
1355 | dma_addr_t erst_dma_addr; | |
1356 | /* Num entries the ERST can contain */ | |
1357 | unsigned int erst_size; | |
1358 | }; | |
1359 | ||
254c80a3 JY |
1360 | struct xhci_scratchpad { |
1361 | u64 *sp_array; | |
1362 | dma_addr_t sp_dma; | |
1363 | void **sp_buffers; | |
1364 | dma_addr_t *sp_dma_buffers; | |
1365 | }; | |
1366 | ||
8e51adcc AX |
1367 | struct urb_priv { |
1368 | int length; | |
1369 | int td_cnt; | |
1370 | struct xhci_td *td[0]; | |
1371 | }; | |
1372 | ||
0ebbab37 SS |
1373 | /* |
1374 | * Each segment table entry is 4*32bits long. 1K seems like an ok size: | |
1375 | * (1K bytes * 8bytes/bit) / (4*32 bits) = 64 segment entries in the table, | |
1376 | * meaning 64 ring segments. | |
1377 | * Initial allocated size of the ERST, in number of entries */ | |
1378 | #define ERST_NUM_SEGS 1 | |
1379 | /* Initial allocated size of the ERST, in number of entries */ | |
1380 | #define ERST_SIZE 64 | |
1381 | /* Initial number of event segment rings allocated */ | |
1382 | #define ERST_ENTRIES 1 | |
7f84eef0 SS |
1383 | /* Poll every 60 seconds */ |
1384 | #define POLL_TIMEOUT 60 | |
6f5165cf SS |
1385 | /* Stop endpoint command timeout (secs) for URB cancellation watchdog timer */ |
1386 | #define XHCI_STOP_EP_CMD_TIMEOUT 5 | |
0ebbab37 SS |
1387 | /* XXX: Make these module parameters */ |
1388 | ||
5535b1d5 AX |
1389 | struct s3_save { |
1390 | u32 command; | |
1391 | u32 dev_nt; | |
1392 | u64 dcbaa_ptr; | |
1393 | u32 config_reg; | |
1394 | u32 irq_pending; | |
1395 | u32 irq_control; | |
1396 | u32 erst_size; | |
1397 | u64 erst_base; | |
1398 | u64 erst_dequeue; | |
1399 | }; | |
74c68741 | 1400 | |
9574323c AX |
1401 | /* Use for lpm */ |
1402 | struct dev_info { | |
1403 | u32 dev_id; | |
1404 | struct list_head list; | |
1405 | }; | |
1406 | ||
20b67cf5 SS |
1407 | struct xhci_bus_state { |
1408 | unsigned long bus_suspended; | |
1409 | unsigned long next_statechange; | |
1410 | ||
1411 | /* Port suspend arrays are indexed by the portnum of the fake roothub */ | |
1412 | /* ports suspend status arrays - max 31 ports for USB2, 15 for USB3 */ | |
1413 | u32 port_c_suspend; | |
1414 | u32 suspended_ports; | |
4ee823b8 | 1415 | u32 port_remote_wakeup; |
20b67cf5 | 1416 | unsigned long resume_done[USB_MAXCHILDREN]; |
f370b996 AX |
1417 | /* which ports have started to resume */ |
1418 | unsigned long resuming_ports; | |
8b3d4570 SS |
1419 | /* Which ports are waiting on RExit to U0 transition. */ |
1420 | unsigned long rexit_ports; | |
1421 | struct completion rexit_done[USB_MAXCHILDREN]; | |
20b67cf5 SS |
1422 | }; |
1423 | ||
8b3d4570 SS |
1424 | |
1425 | /* | |
1426 | * It can take up to 20 ms to transition from RExit to U0 on the | |
1427 | * Intel Lynx Point LP xHCI host. | |
1428 | */ | |
1429 | #define XHCI_MAX_REXIT_TIMEOUT (20 * 1000) | |
1430 | ||
20b67cf5 SS |
1431 | static inline unsigned int hcd_index(struct usb_hcd *hcd) |
1432 | { | |
f6ff0ac8 SS |
1433 | if (hcd->speed == HCD_USB3) |
1434 | return 0; | |
1435 | else | |
1436 | return 1; | |
20b67cf5 SS |
1437 | } |
1438 | ||
05103114 | 1439 | /* There is one xhci_hcd structure per controller */ |
74c68741 | 1440 | struct xhci_hcd { |
b02d0ed6 | 1441 | struct usb_hcd *main_hcd; |
f6ff0ac8 | 1442 | struct usb_hcd *shared_hcd; |
74c68741 SS |
1443 | /* glue to PCI and HCD framework */ |
1444 | struct xhci_cap_regs __iomem *cap_regs; | |
1445 | struct xhci_op_regs __iomem *op_regs; | |
1446 | struct xhci_run_regs __iomem *run_regs; | |
0ebbab37 | 1447 | struct xhci_doorbell_array __iomem *dba; |
66d4eadd | 1448 | /* Our HCD's current interrupter register set */ |
98441973 | 1449 | struct xhci_intr_reg __iomem *ir_set; |
74c68741 SS |
1450 | |
1451 | /* Cached register copies of read-only HC data */ | |
1452 | __u32 hcs_params1; | |
1453 | __u32 hcs_params2; | |
1454 | __u32 hcs_params3; | |
1455 | __u32 hcc_params; | |
1456 | ||
1457 | spinlock_t lock; | |
1458 | ||
1459 | /* packed release number */ | |
1460 | u8 sbrn; | |
1461 | u16 hci_version; | |
1462 | u8 max_slots; | |
1463 | u8 max_interrupters; | |
1464 | u8 max_ports; | |
1465 | u8 isoc_threshold; | |
1466 | int event_ring_max; | |
1467 | int addr_64; | |
66d4eadd | 1468 | /* 4KB min, 128MB max */ |
74c68741 | 1469 | int page_size; |
66d4eadd SS |
1470 | /* Valid values are 12 to 20, inclusive */ |
1471 | int page_shift; | |
43b86af8 | 1472 | /* msi-x vectors */ |
66d4eadd SS |
1473 | int msix_count; |
1474 | struct msix_entry *msix_entries; | |
4718c177 GC |
1475 | /* optional clock */ |
1476 | struct clk *clk; | |
0ebbab37 | 1477 | /* data structures */ |
a74588f9 | 1478 | struct xhci_device_context_array *dcbaa; |
0ebbab37 | 1479 | struct xhci_ring *cmd_ring; |
c181bc5b EF |
1480 | unsigned int cmd_ring_state; |
1481 | #define CMD_RING_STATE_RUNNING (1 << 0) | |
1482 | #define CMD_RING_STATE_ABORTED (1 << 1) | |
1483 | #define CMD_RING_STATE_STOPPED (1 << 2) | |
c9aa1a2d | 1484 | struct list_head cmd_list; |
913a8a34 | 1485 | unsigned int cmd_ring_reserved_trbs; |
c311e391 MN |
1486 | struct timer_list cmd_timer; |
1487 | struct xhci_command *current_cmd; | |
0ebbab37 SS |
1488 | struct xhci_ring *event_ring; |
1489 | struct xhci_erst erst; | |
254c80a3 JY |
1490 | /* Scratchpad */ |
1491 | struct xhci_scratchpad *scratchpad; | |
9574323c AX |
1492 | /* Store LPM test failed devices' information */ |
1493 | struct list_head lpm_failed_devs; | |
254c80a3 | 1494 | |
3ffbba95 SS |
1495 | /* slot enabling and address device helpers */ |
1496 | struct completion addr_dev; | |
1497 | int slot_id; | |
dbc33303 SS |
1498 | /* For USB 3.0 LPM enable/disable. */ |
1499 | struct xhci_command *lpm_command; | |
3ffbba95 SS |
1500 | /* Internal mirror of the HW's dcbaa */ |
1501 | struct xhci_virt_device *devs[MAX_HC_SLOTS]; | |
839c817c SS |
1502 | /* For keeping track of bandwidth domains per roothub. */ |
1503 | struct xhci_root_port_bw_info *rh_bw; | |
0ebbab37 SS |
1504 | |
1505 | /* DMA pools */ | |
1506 | struct dma_pool *device_pool; | |
1507 | struct dma_pool *segment_pool; | |
8df75f42 SS |
1508 | struct dma_pool *small_streams_pool; |
1509 | struct dma_pool *medium_streams_pool; | |
7f84eef0 | 1510 | |
6f5165cf SS |
1511 | /* Host controller watchdog timer structures */ |
1512 | unsigned int xhc_state; | |
9777e3ce | 1513 | |
9777e3ce | 1514 | u32 command; |
5535b1d5 | 1515 | struct s3_save s3; |
6f5165cf SS |
1516 | /* Host controller is dying - not responding to commands. "I'm not dead yet!" |
1517 | * | |
1518 | * xHC interrupts have been disabled and a watchdog timer will (or has already) | |
1519 | * halt the xHCI host, and complete all URBs with an -ESHUTDOWN code. Any code | |
1520 | * that sees this status (other than the timer that set it) should stop touching | |
1521 | * hardware immediately. Interrupt handlers should return immediately when | |
1522 | * they see this status (any time they drop and re-acquire xhci->lock). | |
1523 | * xhci_urb_dequeue() should call usb_hcd_check_unlink_urb() and return without | |
1524 | * putting the TD on the canceled list, etc. | |
1525 | * | |
1526 | * There are no reports of xHCI host controllers that display this issue. | |
1527 | */ | |
1528 | #define XHCI_STATE_DYING (1 << 0) | |
c6cc27c7 | 1529 | #define XHCI_STATE_HALTED (1 << 1) |
7f84eef0 | 1530 | /* Statistics */ |
7f84eef0 | 1531 | int error_bitmask; |
b0567b3f SS |
1532 | unsigned int quirks; |
1533 | #define XHCI_LINK_TRB_QUIRK (1 << 0) | |
ac9d8fe7 | 1534 | #define XHCI_RESET_EP_QUIRK (1 << 1) |
0238634d | 1535 | #define XHCI_NEC_HOST (1 << 2) |
c41136b0 | 1536 | #define XHCI_AMD_PLL_FIX (1 << 3) |
ad808333 | 1537 | #define XHCI_SPURIOUS_SUCCESS (1 << 4) |
2cf95c18 SS |
1538 | /* |
1539 | * Certain Intel host controllers have a limit to the number of endpoint | |
1540 | * contexts they can handle. Ideally, they would signal that they can't handle | |
1541 | * anymore endpoint contexts by returning a Resource Error for the Configure | |
1542 | * Endpoint command, but they don't. Instead they expect software to keep track | |
1543 | * of the number of active endpoints for them, across configure endpoint | |
1544 | * commands, reset device commands, disable slot commands, and address device | |
1545 | * commands. | |
1546 | */ | |
1547 | #define XHCI_EP_LIMIT_QUIRK (1 << 5) | |
f5182b41 | 1548 | #define XHCI_BROKEN_MSI (1 << 6) |
c877b3b2 | 1549 | #define XHCI_RESET_ON_RESUME (1 << 7) |
c29eea62 | 1550 | #define XHCI_SW_BW_CHECKING (1 << 8) |
7e393a83 | 1551 | #define XHCI_AMD_0x96_HOST (1 << 9) |
1530bbc6 | 1552 | #define XHCI_TRUST_TX_LENGTH (1 << 10) |
3b3db026 | 1553 | #define XHCI_LPM_SUPPORT (1 << 11) |
e3567d2c | 1554 | #define XHCI_INTEL_HOST (1 << 12) |
e95829f4 | 1555 | #define XHCI_SPURIOUS_REBOOT (1 << 13) |
71c731a2 | 1556 | #define XHCI_COMP_MODE_QUIRK (1 << 14) |
80fab3b2 | 1557 | #define XHCI_AVOID_BEI (1 << 15) |
52fb6125 | 1558 | #define XHCI_PLAT (1 << 16) |
455f5892 | 1559 | #define XHCI_SLOW_SUSPEND (1 << 17) |
638298dc | 1560 | #define XHCI_SPURIOUS_WAKEUP (1 << 18) |
8f873c1f HG |
1561 | /* For controllers with a broken beyond repair streams implementation */ |
1562 | #define XHCI_BROKEN_STREAMS (1 << 19) | |
2cf95c18 SS |
1563 | unsigned int num_active_eps; |
1564 | unsigned int limit_active_eps; | |
f6ff0ac8 SS |
1565 | /* There are two roothubs to keep track of bus suspend info for */ |
1566 | struct xhci_bus_state bus_state[2]; | |
da6699ce SS |
1567 | /* Is each xHCI roothub port a USB 3.0, USB 2.0, or USB 1.1 port? */ |
1568 | u8 *port_array; | |
1569 | /* Array of pointers to USB 3.0 PORTSC registers */ | |
28ccd296 | 1570 | __le32 __iomem **usb3_ports; |
da6699ce SS |
1571 | unsigned int num_usb3_ports; |
1572 | /* Array of pointers to USB 2.0 PORTSC registers */ | |
28ccd296 | 1573 | __le32 __iomem **usb2_ports; |
da6699ce | 1574 | unsigned int num_usb2_ports; |
fc71ff75 AX |
1575 | /* support xHCI 0.96 spec USB2 software LPM */ |
1576 | unsigned sw_lpm_support:1; | |
1577 | /* support xHCI 1.0 spec USB2 hardware LPM */ | |
1578 | unsigned hw_lpm_support:1; | |
b630d4b9 MN |
1579 | /* cached usb2 extened protocol capabilites */ |
1580 | u32 *ext_caps; | |
1581 | unsigned int num_ext_caps; | |
71c731a2 AC |
1582 | /* Compliance Mode Recovery Data */ |
1583 | struct timer_list comp_mode_recovery_timer; | |
1584 | u32 port_status_u0; | |
1585 | /* Compliance Mode Timer Triggered every 2 seconds */ | |
1586 | #define COMP_MODE_RCVRY_MSECS 2000 | |
74c68741 SS |
1587 | }; |
1588 | ||
1589 | /* convert between an HCD pointer and the corresponding EHCI_HCD */ | |
1590 | static inline struct xhci_hcd *hcd_to_xhci(struct usb_hcd *hcd) | |
1591 | { | |
b02d0ed6 | 1592 | return *((struct xhci_hcd **) (hcd->hcd_priv)); |
74c68741 SS |
1593 | } |
1594 | ||
1595 | static inline struct usb_hcd *xhci_to_hcd(struct xhci_hcd *xhci) | |
1596 | { | |
b02d0ed6 | 1597 | return xhci->main_hcd; |
74c68741 SS |
1598 | } |
1599 | ||
74c68741 | 1600 | #define xhci_dbg(xhci, fmt, args...) \ |
b2497509 | 1601 | dev_dbg(xhci_to_hcd(xhci)->self.controller , fmt , ## args) |
74c68741 SS |
1602 | #define xhci_err(xhci, fmt, args...) \ |
1603 | dev_err(xhci_to_hcd(xhci)->self.controller , fmt , ## args) | |
1604 | #define xhci_warn(xhci, fmt, args...) \ | |
1605 | dev_warn(xhci_to_hcd(xhci)->self.controller , fmt , ## args) | |
8202ce2e SS |
1606 | #define xhci_warn_ratelimited(xhci, fmt, args...) \ |
1607 | dev_warn_ratelimited(xhci_to_hcd(xhci)->self.controller , fmt , ## args) | |
74c68741 | 1608 | |
477632df SS |
1609 | /* |
1610 | * Registers should always be accessed with double word or quad word accesses. | |
1611 | * | |
1612 | * Some xHCI implementations may support 64-bit address pointers. Registers | |
1613 | * with 64-bit address pointers should be written to with dword accesses by | |
1614 | * writing the low dword first (ptr[0]), then the high dword (ptr[1]) second. | |
1615 | * xHCI implementations that do not support 64-bit address pointers will ignore | |
1616 | * the high dword, and write order is irrelevant. | |
1617 | */ | |
f7b2e403 SS |
1618 | static inline u64 xhci_read_64(const struct xhci_hcd *xhci, |
1619 | __le64 __iomem *regs) | |
1620 | { | |
1621 | __u32 __iomem *ptr = (__u32 __iomem *) regs; | |
1622 | u64 val_lo = readl(ptr); | |
1623 | u64 val_hi = readl(ptr + 1); | |
1624 | return val_lo + (val_hi << 32); | |
1625 | } | |
477632df SS |
1626 | static inline void xhci_write_64(struct xhci_hcd *xhci, |
1627 | const u64 val, __le64 __iomem *regs) | |
1628 | { | |
1629 | __u32 __iomem *ptr = (__u32 __iomem *) regs; | |
1630 | u32 val_lo = lower_32_bits(val); | |
1631 | u32 val_hi = upper_32_bits(val); | |
1632 | ||
1633 | writel(val_lo, ptr); | |
1634 | writel(val_hi, ptr + 1); | |
1635 | } | |
1636 | ||
b0567b3f SS |
1637 | static inline int xhci_link_trb_quirk(struct xhci_hcd *xhci) |
1638 | { | |
d7826599 | 1639 | return xhci->quirks & XHCI_LINK_TRB_QUIRK; |
b0567b3f SS |
1640 | } |
1641 | ||
66d4eadd | 1642 | /* xHCI debugging */ |
09ece30e | 1643 | void xhci_print_ir_set(struct xhci_hcd *xhci, int set_num); |
66d4eadd | 1644 | void xhci_print_registers(struct xhci_hcd *xhci); |
0ebbab37 SS |
1645 | void xhci_dbg_regs(struct xhci_hcd *xhci); |
1646 | void xhci_print_run_regs(struct xhci_hcd *xhci); | |
d0e96f5a SS |
1647 | void xhci_print_trb_offsets(struct xhci_hcd *xhci, union xhci_trb *trb); |
1648 | void xhci_debug_trb(struct xhci_hcd *xhci, union xhci_trb *trb); | |
7f84eef0 | 1649 | void xhci_debug_segment(struct xhci_hcd *xhci, struct xhci_segment *seg); |
0ebbab37 SS |
1650 | void xhci_debug_ring(struct xhci_hcd *xhci, struct xhci_ring *ring); |
1651 | void xhci_dbg_erst(struct xhci_hcd *xhci, struct xhci_erst *erst); | |
1652 | void xhci_dbg_cmd_ptrs(struct xhci_hcd *xhci); | |
7f84eef0 | 1653 | void xhci_dbg_ring_ptrs(struct xhci_hcd *xhci, struct xhci_ring *ring); |
d115b048 | 1654 | void xhci_dbg_ctx(struct xhci_hcd *xhci, struct xhci_container_ctx *ctx, unsigned int last_ep); |
9c9a7dbf | 1655 | char *xhci_get_slot_state(struct xhci_hcd *xhci, |
2a8f82c4 | 1656 | struct xhci_container_ctx *ctx); |
e9df17eb SS |
1657 | void xhci_dbg_ep_rings(struct xhci_hcd *xhci, |
1658 | unsigned int slot_id, unsigned int ep_index, | |
1659 | struct xhci_virt_ep *ep); | |
84a99f6f XR |
1660 | void xhci_dbg_trace(struct xhci_hcd *xhci, void (*trace)(struct va_format *), |
1661 | const char *fmt, ...); | |
66d4eadd | 1662 | |
3dbda77e | 1663 | /* xHCI memory management */ |
66d4eadd SS |
1664 | void xhci_mem_cleanup(struct xhci_hcd *xhci); |
1665 | int xhci_mem_init(struct xhci_hcd *xhci, gfp_t flags); | |
3ffbba95 SS |
1666 | void xhci_free_virt_device(struct xhci_hcd *xhci, int slot_id); |
1667 | int xhci_alloc_virt_device(struct xhci_hcd *xhci, int slot_id, struct usb_device *udev, gfp_t flags); | |
1668 | int xhci_setup_addressable_virt_dev(struct xhci_hcd *xhci, struct usb_device *udev); | |
2d1ee590 SS |
1669 | void xhci_copy_ep0_dequeue_into_input_ctx(struct xhci_hcd *xhci, |
1670 | struct usb_device *udev); | |
d0e96f5a | 1671 | unsigned int xhci_get_endpoint_index(struct usb_endpoint_descriptor *desc); |
01c5f447 | 1672 | unsigned int xhci_get_endpoint_address(unsigned int ep_index); |
f94e0186 | 1673 | unsigned int xhci_get_endpoint_flag(struct usb_endpoint_descriptor *desc); |
ac9d8fe7 SS |
1674 | unsigned int xhci_get_endpoint_flag_from_index(unsigned int ep_index); |
1675 | unsigned int xhci_last_valid_endpoint(u32 added_ctxs); | |
f94e0186 | 1676 | void xhci_endpoint_zero(struct xhci_hcd *xhci, struct xhci_virt_device *virt_dev, struct usb_host_endpoint *ep); |
2e27980e SS |
1677 | void xhci_drop_ep_from_interval_table(struct xhci_hcd *xhci, |
1678 | struct xhci_bw_info *ep_bw, | |
1679 | struct xhci_interval_bw_table *bw_table, | |
1680 | struct usb_device *udev, | |
1681 | struct xhci_virt_ep *virt_ep, | |
1682 | struct xhci_tt_bw_info *tt_info); | |
1683 | void xhci_update_tt_active_eps(struct xhci_hcd *xhci, | |
1684 | struct xhci_virt_device *virt_dev, | |
1685 | int old_active_eps); | |
9af5d71d SS |
1686 | void xhci_clear_endpoint_bw_info(struct xhci_bw_info *bw_info); |
1687 | void xhci_update_bw_info(struct xhci_hcd *xhci, | |
1688 | struct xhci_container_ctx *in_ctx, | |
1689 | struct xhci_input_control_ctx *ctrl_ctx, | |
1690 | struct xhci_virt_device *virt_dev); | |
f2217e8e | 1691 | void xhci_endpoint_copy(struct xhci_hcd *xhci, |
913a8a34 SS |
1692 | struct xhci_container_ctx *in_ctx, |
1693 | struct xhci_container_ctx *out_ctx, | |
1694 | unsigned int ep_index); | |
1695 | void xhci_slot_copy(struct xhci_hcd *xhci, | |
1696 | struct xhci_container_ctx *in_ctx, | |
1697 | struct xhci_container_ctx *out_ctx); | |
f88ba78d SS |
1698 | int xhci_endpoint_init(struct xhci_hcd *xhci, struct xhci_virt_device *virt_dev, |
1699 | struct usb_device *udev, struct usb_host_endpoint *ep, | |
1700 | gfp_t mem_flags); | |
f94e0186 | 1701 | void xhci_ring_free(struct xhci_hcd *xhci, struct xhci_ring *ring); |
8dfec614 AX |
1702 | int xhci_ring_expansion(struct xhci_hcd *xhci, struct xhci_ring *ring, |
1703 | unsigned int num_trbs, gfp_t flags); | |
412566bd SS |
1704 | void xhci_free_or_cache_endpoint_ring(struct xhci_hcd *xhci, |
1705 | struct xhci_virt_device *virt_dev, | |
1706 | unsigned int ep_index); | |
8df75f42 SS |
1707 | struct xhci_stream_info *xhci_alloc_stream_info(struct xhci_hcd *xhci, |
1708 | unsigned int num_stream_ctxs, | |
1709 | unsigned int num_streams, gfp_t flags); | |
1710 | void xhci_free_stream_info(struct xhci_hcd *xhci, | |
1711 | struct xhci_stream_info *stream_info); | |
1712 | void xhci_setup_streams_ep_input_ctx(struct xhci_hcd *xhci, | |
1713 | struct xhci_ep_ctx *ep_ctx, | |
1714 | struct xhci_stream_info *stream_info); | |
4daf9df5 | 1715 | void xhci_setup_no_streams_ep_input_ctx(struct xhci_ep_ctx *ep_ctx, |
8df75f42 | 1716 | struct xhci_virt_ep *ep); |
2cf95c18 SS |
1717 | void xhci_free_device_endpoint_resources(struct xhci_hcd *xhci, |
1718 | struct xhci_virt_device *virt_dev, bool drop_control_ep); | |
e9df17eb SS |
1719 | struct xhci_ring *xhci_dma_to_transfer_ring( |
1720 | struct xhci_virt_ep *ep, | |
1721 | u64 address); | |
e9df17eb SS |
1722 | struct xhci_ring *xhci_stream_id_to_ring( |
1723 | struct xhci_virt_device *dev, | |
1724 | unsigned int ep_index, | |
1725 | unsigned int stream_id); | |
913a8a34 | 1726 | struct xhci_command *xhci_alloc_command(struct xhci_hcd *xhci, |
a1d78c16 SS |
1727 | bool allocate_in_ctx, bool allocate_completion, |
1728 | gfp_t mem_flags); | |
4daf9df5 | 1729 | void xhci_urb_free_priv(struct urb_priv *urb_priv); |
913a8a34 SS |
1730 | void xhci_free_command(struct xhci_hcd *xhci, |
1731 | struct xhci_command *command); | |
66d4eadd | 1732 | |
66d4eadd | 1733 | /* xHCI host controller glue */ |
552e0c4f | 1734 | typedef void (*xhci_get_quirks_t)(struct device *, struct xhci_hcd *); |
dc0b177c | 1735 | int xhci_handshake(void __iomem *ptr, u32 mask, u32 done, int usec); |
4f0f0bae | 1736 | void xhci_quiesce(struct xhci_hcd *xhci); |
66d4eadd SS |
1737 | int xhci_halt(struct xhci_hcd *xhci); |
1738 | int xhci_reset(struct xhci_hcd *xhci); | |
1739 | int xhci_init(struct usb_hcd *hcd); | |
1740 | int xhci_run(struct usb_hcd *hcd); | |
1741 | void xhci_stop(struct usb_hcd *hcd); | |
1742 | void xhci_shutdown(struct usb_hcd *hcd); | |
552e0c4f | 1743 | int xhci_gen_setup(struct usb_hcd *hcd, xhci_get_quirks_t get_quirks); |
1885d9a3 | 1744 | void xhci_init_driver(struct hc_driver *drv, int (*setup_fn)(struct usb_hcd *)); |
436a3890 SS |
1745 | |
1746 | #ifdef CONFIG_PM | |
a1377e53 | 1747 | int xhci_suspend(struct xhci_hcd *xhci, bool do_wakeup); |
5535b1d5 | 1748 | int xhci_resume(struct xhci_hcd *xhci, bool hibernated); |
436a3890 SS |
1749 | #else |
1750 | #define xhci_suspend NULL | |
1751 | #define xhci_resume NULL | |
1752 | #endif | |
1753 | ||
66d4eadd | 1754 | int xhci_get_frame(struct usb_hcd *hcd); |
7f84eef0 | 1755 | irqreturn_t xhci_irq(struct usb_hcd *hcd); |
851ec164 | 1756 | irqreturn_t xhci_msi_irq(int irq, void *hcd); |
3ffbba95 SS |
1757 | int xhci_alloc_dev(struct usb_hcd *hcd, struct usb_device *udev); |
1758 | void xhci_free_dev(struct usb_hcd *hcd, struct usb_device *udev); | |
839c817c SS |
1759 | int xhci_alloc_tt_info(struct xhci_hcd *xhci, |
1760 | struct xhci_virt_device *virt_dev, | |
1761 | struct usb_device *hdev, | |
1762 | struct usb_tt *tt, gfp_t mem_flags); | |
8df75f42 SS |
1763 | int xhci_alloc_streams(struct usb_hcd *hcd, struct usb_device *udev, |
1764 | struct usb_host_endpoint **eps, unsigned int num_eps, | |
1765 | unsigned int num_streams, gfp_t mem_flags); | |
1766 | int xhci_free_streams(struct usb_hcd *hcd, struct usb_device *udev, | |
1767 | struct usb_host_endpoint **eps, unsigned int num_eps, | |
1768 | gfp_t mem_flags); | |
3ffbba95 | 1769 | int xhci_address_device(struct usb_hcd *hcd, struct usb_device *udev); |
48fc7dbd | 1770 | int xhci_enable_device(struct usb_hcd *hcd, struct usb_device *udev); |
9574323c | 1771 | int xhci_update_device(struct usb_hcd *hcd, struct usb_device *udev); |
65580b43 AX |
1772 | int xhci_set_usb2_hardware_lpm(struct usb_hcd *hcd, |
1773 | struct usb_device *udev, int enable); | |
ac1c1b7f SS |
1774 | int xhci_update_hub_device(struct usb_hcd *hcd, struct usb_device *hdev, |
1775 | struct usb_tt *tt, gfp_t mem_flags); | |
d0e96f5a SS |
1776 | int xhci_urb_enqueue(struct usb_hcd *hcd, struct urb *urb, gfp_t mem_flags); |
1777 | int xhci_urb_dequeue(struct usb_hcd *hcd, struct urb *urb, int status); | |
f94e0186 SS |
1778 | int xhci_add_endpoint(struct usb_hcd *hcd, struct usb_device *udev, struct usb_host_endpoint *ep); |
1779 | int xhci_drop_endpoint(struct usb_hcd *hcd, struct usb_device *udev, struct usb_host_endpoint *ep); | |
a1587d97 | 1780 | void xhci_endpoint_reset(struct usb_hcd *hcd, struct usb_host_endpoint *ep); |
f0615c45 | 1781 | int xhci_discover_or_reset_device(struct usb_hcd *hcd, struct usb_device *udev); |
f94e0186 SS |
1782 | int xhci_check_bandwidth(struct usb_hcd *hcd, struct usb_device *udev); |
1783 | void xhci_reset_bandwidth(struct usb_hcd *hcd, struct usb_device *udev); | |
7f84eef0 SS |
1784 | |
1785 | /* xHCI ring, segment, TRB, and TD functions */ | |
23e3be11 | 1786 | dma_addr_t xhci_trb_virt_to_dma(struct xhci_segment *seg, union xhci_trb *trb); |
cffb9be8 HG |
1787 | struct xhci_segment *trb_in_td(struct xhci_hcd *xhci, |
1788 | struct xhci_segment *start_seg, union xhci_trb *start_trb, | |
1789 | union xhci_trb *end_trb, dma_addr_t suspect_dma, bool debug); | |
b45b5069 | 1790 | int xhci_is_vendor_info_code(struct xhci_hcd *xhci, unsigned int trb_comp_code); |
23e3be11 | 1791 | void xhci_ring_cmd_db(struct xhci_hcd *xhci); |
ddba5cd0 MN |
1792 | int xhci_queue_slot_control(struct xhci_hcd *xhci, struct xhci_command *cmd, |
1793 | u32 trb_type, u32 slot_id); | |
1794 | int xhci_queue_address_device(struct xhci_hcd *xhci, struct xhci_command *cmd, | |
1795 | dma_addr_t in_ctx_ptr, u32 slot_id, enum xhci_setup_dev); | |
1796 | int xhci_queue_vendor_command(struct xhci_hcd *xhci, struct xhci_command *cmd, | |
0238634d | 1797 | u32 field1, u32 field2, u32 field3, u32 field4); |
ddba5cd0 MN |
1798 | int xhci_queue_stop_endpoint(struct xhci_hcd *xhci, struct xhci_command *cmd, |
1799 | int slot_id, unsigned int ep_index, int suspend); | |
23e3be11 SS |
1800 | int xhci_queue_ctrl_tx(struct xhci_hcd *xhci, gfp_t mem_flags, struct urb *urb, |
1801 | int slot_id, unsigned int ep_index); | |
1802 | int xhci_queue_bulk_tx(struct xhci_hcd *xhci, gfp_t mem_flags, struct urb *urb, | |
1803 | int slot_id, unsigned int ep_index); | |
624defa1 SS |
1804 | int xhci_queue_intr_tx(struct xhci_hcd *xhci, gfp_t mem_flags, struct urb *urb, |
1805 | int slot_id, unsigned int ep_index); | |
04e51901 AX |
1806 | int xhci_queue_isoc_tx_prepare(struct xhci_hcd *xhci, gfp_t mem_flags, |
1807 | struct urb *urb, int slot_id, unsigned int ep_index); | |
ddba5cd0 MN |
1808 | int xhci_queue_configure_endpoint(struct xhci_hcd *xhci, |
1809 | struct xhci_command *cmd, dma_addr_t in_ctx_ptr, u32 slot_id, | |
1810 | bool command_must_succeed); | |
1811 | int xhci_queue_evaluate_context(struct xhci_hcd *xhci, struct xhci_command *cmd, | |
1812 | dma_addr_t in_ctx_ptr, u32 slot_id, bool command_must_succeed); | |
1813 | int xhci_queue_reset_ep(struct xhci_hcd *xhci, struct xhci_command *cmd, | |
1814 | int slot_id, unsigned int ep_index); | |
1815 | int xhci_queue_reset_device(struct xhci_hcd *xhci, struct xhci_command *cmd, | |
1816 | u32 slot_id); | |
c92bcfa7 SS |
1817 | void xhci_find_new_dequeue_state(struct xhci_hcd *xhci, |
1818 | unsigned int slot_id, unsigned int ep_index, | |
e9df17eb SS |
1819 | unsigned int stream_id, struct xhci_td *cur_td, |
1820 | struct xhci_dequeue_state *state); | |
c92bcfa7 | 1821 | void xhci_queue_new_dequeue_state(struct xhci_hcd *xhci, |
63a0d9ab | 1822 | unsigned int slot_id, unsigned int ep_index, |
e9df17eb | 1823 | unsigned int stream_id, |
63a0d9ab | 1824 | struct xhci_dequeue_state *deq_state); |
82d1009f | 1825 | void xhci_cleanup_stalled_ring(struct xhci_hcd *xhci, |
d97b4f8d | 1826 | unsigned int ep_index, struct xhci_td *td); |
ac9d8fe7 SS |
1827 | void xhci_queue_config_ep_quirk(struct xhci_hcd *xhci, |
1828 | unsigned int slot_id, unsigned int ep_index, | |
1829 | struct xhci_dequeue_state *deq_state); | |
6f5165cf | 1830 | void xhci_stop_endpoint_command_watchdog(unsigned long arg); |
c311e391 MN |
1831 | void xhci_handle_command_timeout(unsigned long data); |
1832 | ||
be88fe4f AX |
1833 | void xhci_ring_ep_doorbell(struct xhci_hcd *xhci, unsigned int slot_id, |
1834 | unsigned int ep_index, unsigned int stream_id); | |
c9aa1a2d | 1835 | void xhci_cleanup_command_queue(struct xhci_hcd *xhci); |
66d4eadd | 1836 | |
0f2a7930 | 1837 | /* xHCI roothub code */ |
c9682dff AX |
1838 | void xhci_set_link_state(struct xhci_hcd *xhci, __le32 __iomem **port_array, |
1839 | int port_id, u32 link_state); | |
3b3db026 SS |
1840 | int xhci_enable_usb3_lpm_timeout(struct usb_hcd *hcd, |
1841 | struct usb_device *udev, enum usb3_link_state state); | |
1842 | int xhci_disable_usb3_lpm_timeout(struct usb_hcd *hcd, | |
1843 | struct usb_device *udev, enum usb3_link_state state); | |
d2f52c9e AX |
1844 | void xhci_test_and_clear_bit(struct xhci_hcd *xhci, __le32 __iomem **port_array, |
1845 | int port_id, u32 port_bit); | |
0f2a7930 SS |
1846 | int xhci_hub_control(struct usb_hcd *hcd, u16 typeReq, u16 wValue, u16 wIndex, |
1847 | char *buf, u16 wLength); | |
1848 | int xhci_hub_status_data(struct usb_hcd *hcd, char *buf); | |
3f5eb141 | 1849 | int xhci_find_raw_port_number(struct usb_hcd *hcd, int port1); |
436a3890 SS |
1850 | |
1851 | #ifdef CONFIG_PM | |
9777e3ce AX |
1852 | int xhci_bus_suspend(struct usb_hcd *hcd); |
1853 | int xhci_bus_resume(struct usb_hcd *hcd); | |
436a3890 SS |
1854 | #else |
1855 | #define xhci_bus_suspend NULL | |
1856 | #define xhci_bus_resume NULL | |
1857 | #endif /* CONFIG_PM */ | |
1858 | ||
56192531 | 1859 | u32 xhci_port_state_to_neutral(u32 state); |
5233630f SS |
1860 | int xhci_find_slot_id_by_port(struct usb_hcd *hcd, struct xhci_hcd *xhci, |
1861 | u16 port); | |
56192531 | 1862 | void xhci_ring_device(struct xhci_hcd *xhci, int slot_id); |
0f2a7930 | 1863 | |
d115b048 | 1864 | /* xHCI contexts */ |
4daf9df5 | 1865 | struct xhci_input_control_ctx *xhci_get_input_control_ctx(struct xhci_container_ctx *ctx); |
d115b048 JY |
1866 | struct xhci_slot_ctx *xhci_get_slot_ctx(struct xhci_hcd *xhci, struct xhci_container_ctx *ctx); |
1867 | struct xhci_ep_ctx *xhci_get_ep_ctx(struct xhci_hcd *xhci, struct xhci_container_ctx *ctx, unsigned int ep_index); | |
1868 | ||
74c68741 | 1869 | #endif /* __LINUX_XHCI_HCD_H */ |