[mirror_ubuntu-focal-kernel.git] / drivers / usb / mtu3 / mtu3.h

// SPDX-License-Identifier: GPL-2.0
/*
 * mtu3.h - MediaTek USB3 DRD header
 *
 * Copyright (C) 2016 MediaTek Inc.
 *
 * Author: Chunfeng Yun <chunfeng.yun@mediatek.com>
 */

#ifndef __MTU3_H__
#define __MTU3_H__

#include <linux/device.h>
#include <linux/dmapool.h>
#include <linux/extcon.h>
#include <linux/interrupt.h>
#include <linux/list.h>
#include <linux/phy/phy.h>
#include <linux/regulator/consumer.h>
#include <linux/usb.h>
#include <linux/usb/ch9.h>
#include <linux/usb/gadget.h>
#include <linux/usb/otg.h>

struct mtu3;
struct mtu3_ep;
struct mtu3_request;

#include "mtu3_hw_regs.h"
#include "mtu3_qmu.h"

#define	MU3D_EP_TXCR0(epnum)	(U3D_TX1CSR0 + (((epnum) - 1) * 0x10))
#define	MU3D_EP_TXCR1(epnum)	(U3D_TX1CSR1 + (((epnum) - 1) * 0x10))
#define	MU3D_EP_TXCR2(epnum)	(U3D_TX1CSR2 + (((epnum) - 1) * 0x10))

#define	MU3D_EP_RXCR0(epnum)	(U3D_RX1CSR0 + (((epnum) - 1) * 0x10))
#define	MU3D_EP_RXCR1(epnum)	(U3D_RX1CSR1 + (((epnum) - 1) * 0x10))
#define	MU3D_EP_RXCR2(epnum)	(U3D_RX1CSR2 + (((epnum) - 1) * 0x10))

#define USB_QMU_TQHIAR(epnum)	(U3D_TXQHIAR1 + (((epnum) - 1) * 0x4))
#define USB_QMU_RQHIAR(epnum)	(U3D_RXQHIAR1 + (((epnum) - 1) * 0x4))

#define USB_QMU_RQCSR(epnum)	(U3D_RXQCSR1 + (((epnum) - 1) * 0x10))
#define USB_QMU_RQSAR(epnum)	(U3D_RXQSAR1 + (((epnum) - 1) * 0x10))
#define USB_QMU_RQCPR(epnum)	(U3D_RXQCPR1 + (((epnum) - 1) * 0x10))

#define USB_QMU_TQCSR(epnum)	(U3D_TXQCSR1 + (((epnum) - 1) * 0x10))
#define USB_QMU_TQSAR(epnum)	(U3D_TXQSAR1 + (((epnum) - 1) * 0x10))
#define USB_QMU_TQCPR(epnum)	(U3D_TXQCPR1 + (((epnum) - 1) * 0x10))

#define SSUSB_U3_CTRL(p)	(U3D_SSUSB_U3_CTRL_0P + ((p) * 0x08))
#define SSUSB_U2_CTRL(p)	(U3D_SSUSB_U2_CTRL_0P + ((p) * 0x08))

#define MTU3_DRIVER_NAME	"mtu3"
#define	DMA_ADDR_INVALID	(~(dma_addr_t)0)

#define MTU3_EP_ENABLED		BIT(0)
#define MTU3_EP_STALL		BIT(1)
#define MTU3_EP_WEDGE		BIT(2)
#define MTU3_EP_BUSY		BIT(3)

#define MTU3_U3_IP_SLOT_DEFAULT 2
#define MTU3_U2_IP_SLOT_DEFAULT 1

/**
 * IP TRUNK version
 * from 0x1003 version, USB3 Gen2 is supported, two changes affect driver:
 * 1. MAXPKT and MULTI bits layout of TXCSR1 and RXCSR1 are adjusted,
 *    but not backward compatible
 * 2. QMU extend buffer length supported
 */
#define MTU3_TRUNK_VERS_1003	0x1003

/**
 * Normally the device works on HS or SS, to simplify fifo management,
 * devide fifo into some 512B parts, use bitmap to manage it; And
 * 128 bits size of bitmap is large enough, that means it can manage
 * up to 64KB fifo size.
 * NOTE: MTU3_EP_FIFO_UNIT should be power of two
 */
#define MTU3_EP_FIFO_UNIT		(1 << 9)
#define MTU3_FIFO_BIT_SIZE		128
#define MTU3_U2_IP_EP0_FIFO_SIZE	64

/**
 * Maximum size of ep0 response buffer for ch9 requests,
 * the SET_SEL request uses 6 so far, and GET_STATUS is 2
 */
#define EP0_RESPONSE_BUF  6

/* device operated link and speed got from DEVICE_CONF register */
enum mtu3_speed {
	MTU3_SPEED_INACTIVE = 0,
	MTU3_SPEED_FULL = 1,
	MTU3_SPEED_HIGH = 3,
	MTU3_SPEED_SUPER = 4,
	MTU3_SPEED_SUPER_PLUS = 5,
};

/**
 * @MU3D_EP0_STATE_SETUP: waits for SETUP or received a SETUP
 *		without data stage.
 * @MU3D_EP0_STATE_TX: IN data stage
 * @MU3D_EP0_STATE_RX: OUT data stage
 * @MU3D_EP0_STATE_TX_END: the last IN data is transferred, and
 *		waits for its completion interrupt
 * @MU3D_EP0_STATE_STALL: ep0 is in stall status, will be auto-cleared
 *		after receives a SETUP.
 */
enum mtu3_g_ep0_state {
	MU3D_EP0_STATE_SETUP = 1,
	MU3D_EP0_STATE_TX,
	MU3D_EP0_STATE_RX,
	MU3D_EP0_STATE_TX_END,
	MU3D_EP0_STATE_STALL,
};

/**
 * MTU3_DR_FORCE_NONE: automatically switch host and periperal mode
 *		by IDPIN signal.
 * MTU3_DR_FORCE_HOST: force to enter host mode and override OTG
 *		IDPIN signal.
 * MTU3_DR_FORCE_DEVICE: force to enter peripheral mode.
 */
enum mtu3_dr_force_mode {
	MTU3_DR_FORCE_NONE = 0,
	MTU3_DR_FORCE_HOST,
	MTU3_DR_FORCE_DEVICE,
};

/**
 * @base: the base address of fifo
 * @limit: the bitmap size in bits
 * @bitmap: fifo bitmap in unit of @MTU3_EP_FIFO_UNIT
 */
struct mtu3_fifo_info {
	u32 base;
	u32 limit;
	DECLARE_BITMAP(bitmap, MTU3_FIFO_BIT_SIZE);
};

/**
 * General Purpose Descriptor (GPD):
 *	The format of TX GPD is a little different from RX one.
 *	And the size of GPD is 16 bytes.
 *
 * @dw0_info:
 *	bit0: Hardware Own (HWO)
 *	bit1: Buffer Descriptor Present (BDP), always 0, BD is not supported
 *	bit2: Bypass (BPS), 1: HW skips this GPD if HWO = 1
 *	bit6: [EL] Zero Length Packet (ZLP), moved from @dw3_info[29]
 *	bit7: Interrupt On Completion (IOC)
 *	bit[31:16]: ([EL] bit[31:12]) allow data buffer length (RX ONLY),
 *		the buffer length of the data to receive
 *	bit[23:16]: ([EL] bit[31:24]) extension address (TX ONLY),
 *		lower 4 bits are extension bits of @buffer,
 *		upper 4 bits are extension bits of @next_gpd
 * @next_gpd: Physical address of the next GPD
 * @buffer: Physical address of the data buffer
 * @dw3_info:
 *	bit[15:0]: ([EL] bit[19:0]) data buffer length,
 *		(TX): the buffer length of the data to transmit
 *		(RX): The total length of data received
 *	bit[23:16]: ([EL] bit[31:24]) extension address (RX ONLY),
 *		lower 4 bits are extension bits of @buffer,
 *		upper 4 bits are extension bits of @next_gpd
 *	bit29: ([EL] abandoned) Zero Length Packet (ZLP) (TX ONLY)
 */
struct qmu_gpd {
	__le32 dw0_info;
	__le32 next_gpd;
	__le32 buffer;
	__le32 dw3_info;
} __packed;

/**
* dma: physical base address of GPD segment
* start: virtual base address of GPD segment
* end: the last GPD element
* enqueue: the first empty GPD to use
* dequeue: the first completed GPD serviced by ISR
* NOTE: the size of GPD ring should be >= 2
*/
struct mtu3_gpd_ring {
	dma_addr_t dma;
	struct qmu_gpd *start;
	struct qmu_gpd *end;
	struct qmu_gpd *enqueue;
	struct qmu_gpd *dequeue;
};

/**
* @vbus: vbus 5V used by host mode
* @edev: external connector used to detect vbus and iddig changes
* @vbus_nb: notifier for vbus detection
* @vbus_work : work of vbus detection notifier, used to avoid sleep in
*		notifier callback which is atomic context
* @vbus_event : event of vbus detecion notifier
* @id_nb : notifier for iddig(idpin) detection
* @id_work : work of iddig detection notifier
* @id_event : event of iddig detecion notifier
* @is_u3_drd: whether port0 supports usb3.0 dual-role device or not
* @manual_drd_enabled: it's true when supports dual-role device by debugfs
*		to switch host/device modes depending on user input.
*/
struct otg_switch_mtk {
	struct regulator *vbus;
	struct extcon_dev *edev;
	struct notifier_block vbus_nb;
	struct work_struct vbus_work;
	unsigned long vbus_event;
	struct notifier_block id_nb;
	struct work_struct id_work;
	unsigned long id_event;
	bool is_u3_drd;
	bool manual_drd_enabled;
};

/**
 * @mac_base: register base address of device MAC, exclude xHCI's
 * @ippc_base: register base address of IP Power and Clock interface (IPPC)
 * @vusb33: usb3.3V shared by device/host IP
 * @sys_clk: system clock of mtu3, shared by device/host IP
 * @ref_clk: reference clock
 * @mcu_clk: mcu_bus_ck clock for AHB bus etc
 * @dma_clk: dma_bus_ck clock for AXI bus etc
 * @dr_mode: works in which mode:
 *		host only, device only or dual-role mode
 * @u2_ports: number of usb2.0 host ports
 * @u3_ports: number of usb3.0 host ports
 * @u3p_dis_msk: mask of disabling usb3 ports, for example, bit0==1 to
 *		disable u3port0, bit1==1 to disable u3port1,... etc
 * @dbgfs_root: only used when supports manual dual-role switch via debugfs
 * @uwk_en: it's true when supports remote wakeup in host mode
 * @uwk: syscon including usb wakeup glue layer between SSUSB IP and SPM
 * @uwk_reg_base: the base address of the wakeup glue layer in @uwk
 * @uwk_vers: the version of the wakeup glue layer
 */
struct ssusb_mtk {
	struct device *dev;
	struct mtu3 *u3d;
	void __iomem *mac_base;
	void __iomem *ippc_base;
	struct phy **phys;
	int num_phys;
	/* common power & clock */
	struct regulator *vusb33;
	struct clk *sys_clk;
	struct clk *ref_clk;
	struct clk *mcu_clk;
	struct clk *dma_clk;
	/* otg */
	struct otg_switch_mtk otg_switch;
	enum usb_dr_mode dr_mode;
	bool is_host;
	int u2_ports;
	int u3_ports;
	int u3p_dis_msk;
	struct dentry *dbgfs_root;
	/* usb wakeup for host mode */
	bool uwk_en;
	struct regmap *uwk;
	u32 uwk_reg_base;
	u32 uwk_vers;
};

/**
 * @fifo_size: it is (@slot + 1) * @fifo_seg_size
 * @fifo_seg_size: it is roundup_pow_of_two(@maxp)
 */
struct mtu3_ep {
	struct usb_ep ep;
	char name[12];
	struct mtu3 *mtu;
	u8 epnum;
	u8 type;
	u8 is_in;
	u16 maxp;
	int slot;
	u32 fifo_size;
	u32 fifo_addr;
	u32 fifo_seg_size;
	struct mtu3_fifo_info *fifo;

	struct list_head req_list;
	struct mtu3_gpd_ring gpd_ring;
	const struct usb_ss_ep_comp_descriptor *comp_desc;
	const struct usb_endpoint_descriptor *desc;

	int flags;
	u8 wedged;
	u8 busy;
};

struct mtu3_request {
	struct usb_request request;
	struct list_head list;
	struct mtu3_ep *mep;
	struct mtu3 *mtu;
	struct qmu_gpd *gpd;
	int epnum;
};

static inline struct ssusb_mtk *dev_to_ssusb(struct device *dev)
{
	return dev_get_drvdata(dev);
}

/**
 * struct mtu3 - device driver instance data.
 * @slot: MTU3_U2_IP_SLOT_DEFAULT for U2 IP only,
 *		MTU3_U3_IP_SLOT_DEFAULT for U3 IP
 * @may_wakeup: means device's remote wakeup is enabled
 * @is_self_powered: is reported in device status and the config descriptor
 * @delayed_status: true when function drivers ask for delayed status
 * @gen2cp: compatible with USB3 Gen2 IP
 * @ep0_req: dummy request used while handling standard USB requests
 *		for GET_STATUS and SET_SEL
 * @setup_buf: ep0 response buffer for GET_STATUS and SET_SEL requests
 */
struct mtu3 {
	spinlock_t lock;
	struct ssusb_mtk *ssusb;
	struct device *dev;
	void __iomem *mac_base;
	void __iomem *ippc_base;
	int irq;

	struct mtu3_fifo_info tx_fifo;
	struct mtu3_fifo_info rx_fifo;

	struct mtu3_ep *ep_array;
	struct mtu3_ep *in_eps;
	struct mtu3_ep *out_eps;
	struct mtu3_ep *ep0;
	int num_eps;
	int slot;
	int active_ep;

	struct dma_pool	*qmu_gpd_pool;
	enum mtu3_g_ep0_state ep0_state;
	struct usb_gadget g;	/* the gadget */
	struct usb_gadget_driver *gadget_driver;
	struct mtu3_request ep0_req;
	u8 setup_buf[EP0_RESPONSE_BUF];
	u32 max_speed;

	unsigned is_active:1;
	unsigned may_wakeup:1;
	unsigned is_self_powered:1;
	unsigned test_mode:1;
	unsigned softconnect:1;
	unsigned u1_enable:1;
	unsigned u2_enable:1;
	unsigned is_u3_ip:1;
	unsigned delayed_status:1;
	unsigned gen2cp:1;

	u8 address;
	u8 test_mode_nr;
	u32 hw_version;
};

static inline struct mtu3 *gadget_to_mtu3(struct usb_gadget *g)
{
	return container_of(g, struct mtu3, g);
}

static inline int is_first_entry(const struct list_head *list,
	const struct list_head *head)
{
	return list_is_last(head, list);
}

static inline struct mtu3_request *to_mtu3_request(struct usb_request *req)
{
	return req ? container_of(req, struct mtu3_request, request) : NULL;
}

static inline struct mtu3_ep *to_mtu3_ep(struct usb_ep *ep)
{
	return ep ? container_of(ep, struct mtu3_ep, ep) : NULL;
}

static inline struct mtu3_request *next_request(struct mtu3_ep *mep)
{
	return list_first_entry_or_null(&mep->req_list, struct mtu3_request,
					list);
}

static inline void mtu3_writel(void __iomem *base, u32 offset, u32 data)
{
	writel(data, base + offset);
}

static inline u32 mtu3_readl(void __iomem *base, u32 offset)
{
	return readl(base + offset);
}

static inline void mtu3_setbits(void __iomem *base, u32 offset, u32 bits)
{
	void __iomem *addr = base + offset;
	u32 tmp = readl(addr);

	writel((tmp | (bits)), addr);
}

static inline void mtu3_clrbits(void __iomem *base, u32 offset, u32 bits)
{
	void __iomem *addr = base + offset;
	u32 tmp = readl(addr);

	writel((tmp & ~(bits)), addr);
}

int ssusb_check_clocks(struct ssusb_mtk *ssusb, u32 ex_clks);
struct usb_request *mtu3_alloc_request(struct usb_ep *ep, gfp_t gfp_flags);
void mtu3_free_request(struct usb_ep *ep, struct usb_request *req);
void mtu3_req_complete(struct mtu3_ep *mep,
		struct usb_request *req, int status);

int mtu3_config_ep(struct mtu3 *mtu, struct mtu3_ep *mep,
		int interval, int burst, int mult);
void mtu3_deconfig_ep(struct mtu3 *mtu, struct mtu3_ep *mep);
void mtu3_ep_stall_set(struct mtu3_ep *mep, bool set);
void mtu3_ep0_setup(struct mtu3 *mtu);
void mtu3_start(struct mtu3 *mtu);
void mtu3_stop(struct mtu3 *mtu);
void mtu3_dev_on_off(struct mtu3 *mtu, int is_on);

int mtu3_gadget_setup(struct mtu3 *mtu);
void mtu3_gadget_cleanup(struct mtu3 *mtu);
void mtu3_gadget_reset(struct mtu3 *mtu);
void mtu3_gadget_suspend(struct mtu3 *mtu);
void mtu3_gadget_resume(struct mtu3 *mtu);
void mtu3_gadget_disconnect(struct mtu3 *mtu);

irqreturn_t mtu3_ep0_isr(struct mtu3 *mtu);
extern const struct usb_ep_ops mtu3_ep0_ops;

#endif
Commit	Line	Data
5fd54ace	1	// SPDX-License-Identifier: GPL-2.0
df2069ac CY	2	/*
	3	* mtu3.h - MediaTek USB3 DRD header
	4	*
	5	* Copyright (C) 2016 MediaTek Inc.
	6	*
	7	* Author: Chunfeng Yun <chunfeng.yun@mediatek.com>
df2069ac CY	8	*/
	9
	10	#ifndef __MTU3_H__
	11	#define __MTU3_H__
	12
	13	#include <linux/device.h>
	14	#include <linux/dmapool.h>
d0ed062a	15	#include <linux/extcon.h>
df2069ac CY	16	#include <linux/interrupt.h>
	17	#include <linux/list.h>
	18	#include <linux/phy/phy.h>
	19	#include <linux/regulator/consumer.h>
	20	#include <linux/usb.h>
	21	#include <linux/usb/ch9.h>
	22	#include <linux/usb/gadget.h>
	23	#include <linux/usb/otg.h>
	24
	25	struct mtu3;
	26	struct mtu3_ep;
	27	struct mtu3_request;
	28
	29	#include "mtu3_hw_regs.h"
	30	#include "mtu3_qmu.h"
	31
	32	#define MU3D_EP_TXCR0(epnum) (U3D_TX1CSR0 + (((epnum) - 1) * 0x10))
	33	#define MU3D_EP_TXCR1(epnum) (U3D_TX1CSR1 + (((epnum) - 1) * 0x10))
	34	#define MU3D_EP_TXCR2(epnum) (U3D_TX1CSR2 + (((epnum) - 1) * 0x10))
	35
	36	#define MU3D_EP_RXCR0(epnum) (U3D_RX1CSR0 + (((epnum) - 1) * 0x10))
	37	#define MU3D_EP_RXCR1(epnum) (U3D_RX1CSR1 + (((epnum) - 1) * 0x10))
	38	#define MU3D_EP_RXCR2(epnum) (U3D_RX1CSR2 + (((epnum) - 1) * 0x10))
	39
1a46dfea CY	40	#define USB_QMU_TQHIAR(epnum) (U3D_TXQHIAR1 + (((epnum) - 1) * 0x4))
	41	#define USB_QMU_RQHIAR(epnum) (U3D_RXQHIAR1 + (((epnum) - 1) * 0x4))
	42
df2069ac CY	43	#define USB_QMU_RQCSR(epnum) (U3D_RXQCSR1 + (((epnum) - 1) * 0x10))
	44	#define USB_QMU_RQSAR(epnum) (U3D_RXQSAR1 + (((epnum) - 1) * 0x10))
	45	#define USB_QMU_RQCPR(epnum) (U3D_RXQCPR1 + (((epnum) - 1) * 0x10))
	46
	47	#define USB_QMU_TQCSR(epnum) (U3D_TXQCSR1 + (((epnum) - 1) * 0x10))
	48	#define USB_QMU_TQSAR(epnum) (U3D_TXQSAR1 + (((epnum) - 1) * 0x10))
	49	#define USB_QMU_TQCPR(epnum) (U3D_TXQCPR1 + (((epnum) - 1) * 0x10))
	50
a29de31b	51	#define SSUSB_U3_CTRL(p) (U3D_SSUSB_U3_CTRL_0P + ((p) * 0x08))
df2069ac CY	52	#define SSUSB_U2_CTRL(p) (U3D_SSUSB_U2_CTRL_0P + ((p) * 0x08))
	53
	54	#define MTU3_DRIVER_NAME "mtu3"
	55	#define DMA_ADDR_INVALID (~(dma_addr_t)0)
	56
	57	#define MTU3_EP_ENABLED BIT(0)
	58	#define MTU3_EP_STALL BIT(1)
	59	#define MTU3_EP_WEDGE BIT(2)
	60	#define MTU3_EP_BUSY BIT(3)
	61
a29de31b	62	#define MTU3_U3_IP_SLOT_DEFAULT 2
df2069ac CY	63	#define MTU3_U2_IP_SLOT_DEFAULT 1
df2069ac CY	64
4c5964b4 CY	65	/**
	66	* IP TRUNK version
	67	* from 0x1003 version, USB3 Gen2 is supported, two changes affect driver:
	68	* 1. MAXPKT and MULTI bits layout of TXCSR1 and RXCSR1 are adjusted,
	69	* but not backward compatible
	70	* 2. QMU extend buffer length supported
	71	*/
	72	#define MTU3_TRUNK_VERS_1003 0x1003
	73
df2069ac CY	74	/**
	75	* Normally the device works on HS or SS, to simplify fifo management,
	76	* devide fifo into some 512B parts, use bitmap to manage it; And
	77	* 128 bits size of bitmap is large enough, that means it can manage
	78	* up to 64KB fifo size.
	79	* NOTE: MTU3_EP_FIFO_UNIT should be power of two
	80	*/
	81	#define MTU3_EP_FIFO_UNIT (1 << 9)
	82	#define MTU3_FIFO_BIT_SIZE 128
	83	#define MTU3_U2_IP_EP0_FIFO_SIZE 64
	84
	85	/**
	86	* Maximum size of ep0 response buffer for ch9 requests,
	87	* the SET_SEL request uses 6 so far, and GET_STATUS is 2
	88	*/
	89	#define EP0_RESPONSE_BUF 6
	90
	91	/* device operated link and speed got from DEVICE_CONF register */
	92	enum mtu3_speed {
	93	MTU3_SPEED_INACTIVE = 0,
	94	MTU3_SPEED_FULL = 1,
	95	MTU3_SPEED_HIGH = 3,
a29de31b	96	MTU3_SPEED_SUPER = 4,
4d79e042	97	MTU3_SPEED_SUPER_PLUS = 5,
df2069ac CY	98	};
	99
	100	/**
	101	* @MU3D_EP0_STATE_SETUP: waits for SETUP or received a SETUP
	102	* without data stage.
	103	* @MU3D_EP0_STATE_TX: IN data stage
	104	* @MU3D_EP0_STATE_RX: OUT data stage
	105	* @MU3D_EP0_STATE_TX_END: the last IN data is transferred, and
	106	* waits for its completion interrupt
	107	* @MU3D_EP0_STATE_STALL: ep0 is in stall status, will be auto-cleared
	108	* after receives a SETUP.
	109	*/
	110	enum mtu3_g_ep0_state {
	111	MU3D_EP0_STATE_SETUP = 1,
	112	MU3D_EP0_STATE_TX,
	113	MU3D_EP0_STATE_RX,
	114	MU3D_EP0_STATE_TX_END,
	115	MU3D_EP0_STATE_STALL,
	116	};
	117
c776f2c3 CY	118	/**
	119	* MTU3_DR_FORCE_NONE: automatically switch host and periperal mode
	120	* by IDPIN signal.
	121	* MTU3_DR_FORCE_HOST: force to enter host mode and override OTG
	122	* IDPIN signal.
	123	* MTU3_DR_FORCE_DEVICE: force to enter peripheral mode.
	124	*/
	125	enum mtu3_dr_force_mode {
	126	MTU3_DR_FORCE_NONE = 0,
	127	MTU3_DR_FORCE_HOST,
	128	MTU3_DR_FORCE_DEVICE,
	129	};
	130
df2069ac CY	131	/**
	132	* @base: the base address of fifo
	133	* @limit: the bitmap size in bits
	134	* @bitmap: fifo bitmap in unit of @MTU3_EP_FIFO_UNIT
	135	*/
	136	struct mtu3_fifo_info {
	137	u32 base;
	138	u32 limit;
	139	DECLARE_BITMAP(bitmap, MTU3_FIFO_BIT_SIZE);
	140	};
	141
	142	/**
	143	* General Purpose Descriptor (GPD):
	144	* The format of TX GPD is a little different from RX one.
	145	* And the size of GPD is 16 bytes.
	146	*
09befc32	147	* @dw0_info:
df2069ac CY	148	* bit0: Hardware Own (HWO)
	149	* bit1: Buffer Descriptor Present (BDP), always 0, BD is not supported
	150	* bit2: Bypass (BPS), 1: HW skips this GPD if HWO = 1
48e0d373	151	* bit6: [EL] Zero Length Packet (ZLP), moved from @dw3_info[29]
df2069ac	152	* bit7: Interrupt On Completion (IOC)
48e0d373	153	* bit[31:16]: ([EL] bit[31:12]) allow data buffer length (RX ONLY),
09befc32	154	* the buffer length of the data to receive
48e0d373	155	* bit[23:16]: ([EL] bit[31:24]) extension address (TX ONLY),
09befc32 CY	156	* lower 4 bits are extension bits of @buffer,
09befc32 CY	157	* upper 4 bits are extension bits of @next_gpd
df2069ac CY	158	* @next_gpd: Physical address of the next GPD
df2069ac CY	159	* @buffer: Physical address of the data buffer
09befc32	160	* @dw3_info:
48e0d373	161	* bit[15:0]: ([EL] bit[19:0]) data buffer length,
09befc32 CY	162	* (TX): the buffer length of the data to transmit
09befc32 CY	163	* (RX): The total length of data received
48e0d373	164	* bit[23:16]: ([EL] bit[31:24]) extension address (RX ONLY),
09befc32 CY	165	* lower 4 bits are extension bits of @buffer,
09befc32 CY	166	* upper 4 bits are extension bits of @next_gpd
48e0d373	167	* bit29: ([EL] abandoned) Zero Length Packet (ZLP) (TX ONLY)
df2069ac CY	168	*/
df2069ac CY	169	struct qmu_gpd {
09befc32	170	__le32 dw0_info;
df2069ac CY	171	__le32 next_gpd;
df2069ac CY	172	__le32 buffer;
09befc32	173	__le32 dw3_info;
df2069ac CY	174	} __packed;
	175
	176	/**
	177	* dma: physical base address of GPD segment
	178	* start: virtual base address of GPD segment
	179	* end: the last GPD element
	180	* enqueue: the first empty GPD to use
	181	* dequeue: the first completed GPD serviced by ISR
	182	* NOTE: the size of GPD ring should be >= 2
	183	*/
	184	struct mtu3_gpd_ring {
	185	dma_addr_t dma;
	186	struct qmu_gpd *start;
	187	struct qmu_gpd *end;
	188	struct qmu_gpd *enqueue;
	189	struct qmu_gpd *dequeue;
	190	};
d0ed062a CY	191
	192	/**
	193	* @vbus: vbus 5V used by host mode
	194	* @edev: external connector used to detect vbus and iddig changes
	195	* @vbus_nb: notifier for vbus detection
681e9485 CY	196	* @vbus_work : work of vbus detection notifier, used to avoid sleep in
	197	* notifier callback which is atomic context
	198	* @vbus_event : event of vbus detecion notifier
	199	* @id_nb : notifier for iddig(idpin) detection
	200	* @id_work : work of iddig detection notifier
	201	* @id_event : event of iddig detecion notifier
d0ed062a	202	* @is_u3_drd: whether port0 supports usb3.0 dual-role device or not
d0ed062a CY	203	* @manual_drd_enabled: it's true when supports dual-role device by debugfs
	204	* to switch host/device modes depending on user input.
	205	*/
	206	struct otg_switch_mtk {
	207	struct regulator *vbus;
	208	struct extcon_dev *edev;
	209	struct notifier_block vbus_nb;
681e9485 CY	210	struct work_struct vbus_work;
681e9485 CY	211	unsigned long vbus_event;
d0ed062a	212	struct notifier_block id_nb;
681e9485 CY	213	struct work_struct id_work;
681e9485 CY	214	unsigned long id_event;
d0ed062a	215	bool is_u3_drd;
d0ed062a CY	216	bool manual_drd_enabled;
	217	};
	218
b3f4e727 CY	219	/**
b3f4e727 CY	220	* @mac_base: register base address of device MAC, exclude xHCI's
d0ed062a	221	* @ippc_base: register base address of IP Power and Clock interface (IPPC)
b3f4e727 CY	222	* @vusb33: usb3.3V shared by device/host IP
b3f4e727 CY	223	* @sys_clk: system clock of mtu3, shared by device/host IP
a316da82 CY	224	* @ref_clk: reference clock
	225	* @mcu_clk: mcu_bus_ck clock for AHB bus etc
	226	* @dma_clk: dma_bus_ck clock for AXI bus etc
b3f4e727 CY	227	* @dr_mode: works in which mode:
	228	* host only, device only or dual-role mode
	229	* @u2_ports: number of usb2.0 host ports
	230	* @u3_ports: number of usb3.0 host ports
076f1a89 CY	231	* @u3p_dis_msk: mask of disabling usb3 ports, for example, bit0==1 to
076f1a89 CY	232	* disable u3port0, bit1==1 to disable u3port1,... etc
d0ed062a	233	* @dbgfs_root: only used when supports manual dual-role switch via debugfs
f0ede2c6 CY	234	* @uwk_en: it's true when supports remote wakeup in host mode
	235	* @uwk: syscon including usb wakeup glue layer between SSUSB IP and SPM
	236	* @uwk_reg_base: the base address of the wakeup glue layer in @uwk
	237	* @uwk_vers: the version of the wakeup glue layer
b3f4e727 CY	238	*/
	239	struct ssusb_mtk {
	240	struct device *dev;
	241	struct mtu3 *u3d;
	242	void __iomem *mac_base;
	243	void __iomem *ippc_base;
	244	struct phy **phys;
	245	int num_phys;
	246	/* common power & clock */
	247	struct regulator *vusb33;
	248	struct clk *sys_clk;
4d70d0c6	249	struct clk *ref_clk;
a316da82 CY	250	struct clk *mcu_clk;
a316da82 CY	251	struct clk *dma_clk;
b3f4e727	252	/* otg */
d0ed062a	253	struct otg_switch_mtk otg_switch;
b3f4e727 CY	254	enum usb_dr_mode dr_mode;
	255	bool is_host;
	256	int u2_ports;
	257	int u3_ports;
076f1a89	258	int u3p_dis_msk;
d0ed062a	259	struct dentry *dbgfs_root;
b3f4e727	260	/* usb wakeup for host mode */
f0ede2c6 CY	261	bool uwk_en;
	262	struct regmap *uwk;
	263	u32 uwk_reg_base;
	264	u32 uwk_vers;
b3f4e727	265	};
df2069ac CY	266
	267	/**
	268	* @fifo_size: it is (@slot + 1) * @fifo_seg_size
	269	* @fifo_seg_size: it is roundup_pow_of_two(@maxp)
	270	*/
	271	struct mtu3_ep {
	272	struct usb_ep ep;
	273	char name[12];
	274	struct mtu3 *mtu;
	275	u8 epnum;
	276	u8 type;
	277	u8 is_in;
	278	u16 maxp;
	279	int slot;
	280	u32 fifo_size;
	281	u32 fifo_addr;
	282	u32 fifo_seg_size;
	283	struct mtu3_fifo_info *fifo;
	284
	285	struct list_head req_list;
	286	struct mtu3_gpd_ring gpd_ring;
a29de31b	287	const struct usb_ss_ep_comp_descriptor *comp_desc;
df2069ac CY	288	const struct usb_endpoint_descriptor *desc;
	289
	290	int flags;
	291	u8 wedged;
	292	u8 busy;
	293	};
	294
	295	struct mtu3_request {
	296	struct usb_request request;
	297	struct list_head list;
	298	struct mtu3_ep *mep;
	299	struct mtu3 *mtu;
	300	struct qmu_gpd *gpd;
	301	int epnum;
	302	};
	303
b3f4e727 CY	304	static inline struct ssusb_mtk dev_to_ssusb(struct device dev)
	305	{
	306	return dev_get_drvdata(dev);
	307	}
	308
df2069ac CY	309	/**
df2069ac CY	310	* struct mtu3 - device driver instance data.
a29de31b CY	311	* @slot: MTU3_U2_IP_SLOT_DEFAULT for U2 IP only,
a29de31b CY	312	* MTU3_U3_IP_SLOT_DEFAULT for U3 IP
df2069ac CY	313	* @may_wakeup: means device's remote wakeup is enabled
df2069ac CY	314	* @is_self_powered: is reported in device status and the config descriptor
fe7c994a	315	* @delayed_status: true when function drivers ask for delayed status
4c5964b4	316	* @gen2cp: compatible with USB3 Gen2 IP
df2069ac CY	317	* @ep0_req: dummy request used while handling standard USB requests
	318	* for GET_STATUS and SET_SEL
	319	* @setup_buf: ep0 response buffer for GET_STATUS and SET_SEL requests
	320	*/
	321	struct mtu3 {
	322	spinlock_t lock;
b3f4e727	323	struct ssusb_mtk *ssusb;
df2069ac CY	324	struct device *dev;
	325	void __iomem *mac_base;
	326	void __iomem *ippc_base;
df2069ac CY	327	int irq;
	328
	329	struct mtu3_fifo_info tx_fifo;
	330	struct mtu3_fifo_info rx_fifo;
	331
	332	struct mtu3_ep *ep_array;
	333	struct mtu3_ep *in_eps;
	334	struct mtu3_ep *out_eps;
	335	struct mtu3_ep *ep0;
	336	int num_eps;
	337	int slot;
	338	int active_ep;
	339
	340	struct dma_pool *qmu_gpd_pool;
	341	enum mtu3_g_ep0_state ep0_state;
	342	struct usb_gadget g; /* the gadget */
	343	struct usb_gadget_driver *gadget_driver;
	344	struct mtu3_request ep0_req;
	345	u8 setup_buf[EP0_RESPONSE_BUF];
a29de31b	346	u32 max_speed;
df2069ac CY	347
	348	unsigned is_active:1;
	349	unsigned may_wakeup:1;
	350	unsigned is_self_powered:1;
	351	unsigned test_mode:1;
	352	unsigned softconnect:1;
a29de31b CY	353	unsigned u1_enable:1;
	354	unsigned u2_enable:1;
	355	unsigned is_u3_ip:1;
fe7c994a	356	unsigned delayed_status:1;
4c5964b4	357	unsigned gen2cp:1;
df2069ac CY	358
	359	u8 address;
	360	u8 test_mode_nr;
	361	u32 hw_version;
	362	};
	363
	364	static inline struct mtu3 gadget_to_mtu3(struct usb_gadget g)
	365	{
	366	return container_of(g, struct mtu3, g);
	367	}
	368
	369	static inline int is_first_entry(const struct list_head *list,
	370	const struct list_head *head)
	371	{
	372	return list_is_last(head, list);
	373	}
	374
	375	static inline struct mtu3_request to_mtu3_request(struct usb_request req)
	376	{
	377	return req ? container_of(req, struct mtu3_request, request) : NULL;
	378	}
	379
	380	static inline struct mtu3_ep to_mtu3_ep(struct usb_ep ep)
	381	{
	382	return ep ? container_of(ep, struct mtu3_ep, ep) : NULL;
	383	}
	384
	385	static inline struct mtu3_request next_request(struct mtu3_ep mep)
	386	{
9b4632ef MY	387	return list_first_entry_or_null(&mep->req_list, struct mtu3_request,
9b4632ef MY	388	list);
df2069ac CY	389	}
	390
	391	static inline void mtu3_writel(void __iomem *base, u32 offset, u32 data)
	392	{
	393	writel(data, base + offset);
	394	}
	395
	396	static inline u32 mtu3_readl(void __iomem *base, u32 offset)
	397	{
	398	return readl(base + offset);
	399	}
	400
	401	static inline void mtu3_setbits(void __iomem *base, u32 offset, u32 bits)
	402	{
	403	void __iomem *addr = base + offset;
	404	u32 tmp = readl(addr);
	405
	406	writel((tmp \| (bits)), addr);
	407	}
	408
	409	static inline void mtu3_clrbits(void __iomem *base, u32 offset, u32 bits)
	410	{
	411	void __iomem *addr = base + offset;
	412	u32 tmp = readl(addr);
	413
	414	writel((tmp & ~(bits)), addr);
	415	}
	416
b3f4e727	417	int ssusb_check_clocks(struct ssusb_mtk *ssusb, u32 ex_clks);
df2069ac CY	418	struct usb_request mtu3_alloc_request(struct usb_ep ep, gfp_t gfp_flags);
	419	void mtu3_free_request(struct usb_ep ep, struct usb_request req);
	420	void mtu3_req_complete(struct mtu3_ep *mep,
	421	struct usb_request *req, int status);
	422
	423	int mtu3_config_ep(struct mtu3 mtu, struct mtu3_ep mep,
	424	int interval, int burst, int mult);
	425	void mtu3_deconfig_ep(struct mtu3 mtu, struct mtu3_ep mep);
	426	void mtu3_ep_stall_set(struct mtu3_ep *mep, bool set);
	427	void mtu3_ep0_setup(struct mtu3 *mtu);
	428	void mtu3_start(struct mtu3 *mtu);
	429	void mtu3_stop(struct mtu3 *mtu);
a29de31b	430	void mtu3_dev_on_off(struct mtu3 *mtu, int is_on);
df2069ac CY	431
	432	int mtu3_gadget_setup(struct mtu3 *mtu);
	433	void mtu3_gadget_cleanup(struct mtu3 *mtu);
	434	void mtu3_gadget_reset(struct mtu3 *mtu);
	435	void mtu3_gadget_suspend(struct mtu3 *mtu);
	436	void mtu3_gadget_resume(struct mtu3 *mtu);
	437	void mtu3_gadget_disconnect(struct mtu3 *mtu);
df2069ac CY	438
	439	irqreturn_t mtu3_ep0_isr(struct mtu3 *mtu);
	440	extern const struct usb_ep_ops mtu3_ep0_ops;
	441
	442	#endif