]>
Commit | Line | Data |
---|---|---|
7f4da474 TM |
1 | /* |
2 | * HP WatchDog Driver | |
3 | * based on | |
4 | * | |
5 | * SoftDog 0.05: A Software Watchdog Device | |
6 | * | |
7 | * (c) Copyright 2007 Hewlett-Packard Development Company, L.P. | |
8 | * Thomas Mingarelli <thomas.mingarelli@hp.com> | |
9 | * | |
10 | * This program is free software; you can redistribute it and/or | |
11 | * modify it under the terms of the GNU General Public License | |
12 | * version 2 as published by the Free Software Foundation | |
13 | * | |
14 | */ | |
15 | ||
16 | #include <linux/device.h> | |
17 | #include <linux/fs.h> | |
18 | #include <linux/init.h> | |
7f4da474 | 19 | #include <linux/io.h> |
a52e6d18 | 20 | #include <linux/bitops.h> |
7f4da474 TM |
21 | #include <linux/kernel.h> |
22 | #include <linux/miscdevice.h> | |
7f4da474 | 23 | #include <linux/module.h> |
7f4da474 | 24 | #include <linux/moduleparam.h> |
7f4da474 TM |
25 | #include <linux/pci.h> |
26 | #include <linux/pci_ids.h> | |
7f4da474 TM |
27 | #include <linux/types.h> |
28 | #include <linux/uaccess.h> | |
29 | #include <linux/watchdog.h> | |
30 | #include <linux/dmi.h> | |
a52e6d18 | 31 | #include <linux/spinlock.h> |
923410d0 | 32 | #include <linux/nmi.h> |
33 | #include <linux/kdebug.h> | |
34 | #include <linux/notifier.h> | |
06026413 | 35 | #include <asm/cacheflush.h> |
7f4da474 | 36 | |
923410d0 | 37 | #define HPWDT_VERSION "1.1.1" |
38 | #define DEFAULT_MARGIN 30 | |
39 | ||
40 | static unsigned int soft_margin = DEFAULT_MARGIN; /* in seconds */ | |
41 | static unsigned int reload; /* the computed soft_margin */ | |
42 | static int nowayout = WATCHDOG_NOWAYOUT; | |
43 | static char expect_release; | |
44 | static unsigned long hpwdt_is_open; | |
45 | ||
46 | static void __iomem *pci_mem_addr; /* the PCI-memory address */ | |
47 | static unsigned long __iomem *hpwdt_timer_reg; | |
48 | static unsigned long __iomem *hpwdt_timer_con; | |
49 | ||
50 | static struct pci_device_id hpwdt_devices[] = { | |
36e3ff44 | 51 | { PCI_DEVICE(PCI_VENDOR_ID_COMPAQ, 0xB203) }, /* iLO2 */ |
52 | { PCI_DEVICE(PCI_VENDOR_ID_HP, 0x3306) }, /* iLO3 */ | |
923410d0 | 53 | {0}, /* terminate list */ |
54 | }; | |
55 | MODULE_DEVICE_TABLE(pci, hpwdt_devices); | |
56 | ||
7f4da474 TM |
57 | #define PCI_BIOS32_SD_VALUE 0x5F32335F /* "_32_" */ |
58 | #define CRU_BIOS_SIGNATURE_VALUE 0x55524324 | |
59 | #define PCI_BIOS32_PARAGRAPH_LEN 16 | |
60 | #define PCI_ROM_BASE1 0x000F0000 | |
61 | #define ROM_SIZE 0x10000 | |
62 | ||
63 | struct bios32_service_dir { | |
64 | u32 signature; | |
65 | u32 entry_point; | |
66 | u8 revision; | |
67 | u8 length; | |
68 | u8 checksum; | |
69 | u8 reserved[5]; | |
70 | }; | |
71 | ||
7f4da474 TM |
72 | /* type 212 */ |
73 | struct smbios_cru64_info { | |
74 | u8 type; | |
75 | u8 byte_length; | |
76 | u16 handle; | |
77 | u32 signature; | |
78 | u64 physical_address; | |
79 | u32 double_length; | |
80 | u32 double_offset; | |
81 | }; | |
82 | #define SMBIOS_CRU64_INFORMATION 212 | |
83 | ||
84 | struct cmn_registers { | |
85 | union { | |
86 | struct { | |
87 | u8 ral; | |
88 | u8 rah; | |
89 | u16 rea2; | |
90 | }; | |
91 | u32 reax; | |
92 | } u1; | |
93 | union { | |
94 | struct { | |
95 | u8 rbl; | |
96 | u8 rbh; | |
97 | u8 reb2l; | |
98 | u8 reb2h; | |
99 | }; | |
100 | u32 rebx; | |
101 | } u2; | |
102 | union { | |
103 | struct { | |
104 | u8 rcl; | |
105 | u8 rch; | |
106 | u16 rec2; | |
107 | }; | |
108 | u32 recx; | |
109 | } u3; | |
110 | union { | |
111 | struct { | |
112 | u8 rdl; | |
113 | u8 rdh; | |
114 | u16 red2; | |
115 | }; | |
116 | u32 redx; | |
117 | } u4; | |
118 | ||
119 | u32 resi; | |
120 | u32 redi; | |
121 | u16 rds; | |
122 | u16 res; | |
123 | u32 reflags; | |
124 | } __attribute__((packed)); | |
125 | ||
44df7535 | 126 | static unsigned int hpwdt_nmi_sourcing; |
923410d0 | 127 | static unsigned int allow_kdump; |
44df7535 | 128 | static unsigned int priority; /* hpwdt at end of die_notify list */ |
7f4da474 | 129 | static DEFINE_SPINLOCK(rom_lock); |
7f4da474 | 130 | static void *cru_rom_addr; |
7f4da474 TM |
131 | static struct cmn_registers cmn_regs; |
132 | ||
143a2e54 WVS |
133 | extern asmlinkage void asminline_call(struct cmn_registers *pi86Regs, |
134 | unsigned long *pRomEntry); | |
1f6ef234 | 135 | |
7f4da474 TM |
136 | #ifndef CONFIG_X86_64 |
137 | /* --32 Bit Bios------------------------------------------------------------ */ | |
138 | ||
139 | #define HPWDT_ARCH 32 | |
140 | ||
1f6ef234 LT |
141 | asm(".text \n\t" |
142 | ".align 4 \n" | |
143 | "asminline_call: \n\t" | |
144 | "pushl %ebp \n\t" | |
145 | "movl %esp, %ebp \n\t" | |
146 | "pusha \n\t" | |
147 | "pushf \n\t" | |
148 | "push %es \n\t" | |
149 | "push %ds \n\t" | |
150 | "pop %es \n\t" | |
151 | "movl 8(%ebp),%eax \n\t" | |
152 | "movl 4(%eax),%ebx \n\t" | |
153 | "movl 8(%eax),%ecx \n\t" | |
154 | "movl 12(%eax),%edx \n\t" | |
155 | "movl 16(%eax),%esi \n\t" | |
156 | "movl 20(%eax),%edi \n\t" | |
157 | "movl (%eax),%eax \n\t" | |
158 | "push %cs \n\t" | |
159 | "call *12(%ebp) \n\t" | |
160 | "pushf \n\t" | |
161 | "pushl %eax \n\t" | |
162 | "movl 8(%ebp),%eax \n\t" | |
163 | "movl %ebx,4(%eax) \n\t" | |
164 | "movl %ecx,8(%eax) \n\t" | |
165 | "movl %edx,12(%eax) \n\t" | |
166 | "movl %esi,16(%eax) \n\t" | |
167 | "movl %edi,20(%eax) \n\t" | |
168 | "movw %ds,24(%eax) \n\t" | |
169 | "movw %es,26(%eax) \n\t" | |
170 | "popl %ebx \n\t" | |
171 | "movl %ebx,(%eax) \n\t" | |
172 | "popl %ebx \n\t" | |
173 | "movl %ebx,28(%eax) \n\t" | |
174 | "pop %es \n\t" | |
175 | "popf \n\t" | |
176 | "popa \n\t" | |
177 | "leave \n\t" | |
178 | "ret \n\t" | |
179 | ".previous"); | |
180 | ||
7f4da474 TM |
181 | |
182 | /* | |
183 | * cru_detect | |
184 | * | |
185 | * Routine Description: | |
186 | * This function uses the 32-bit BIOS Service Directory record to | |
187 | * search for a $CRU record. | |
188 | * | |
189 | * Return Value: | |
190 | * 0 : SUCCESS | |
191 | * <0 : FAILURE | |
192 | */ | |
193 | static int __devinit cru_detect(unsigned long map_entry, | |
194 | unsigned long map_offset) | |
195 | { | |
196 | void *bios32_map; | |
197 | unsigned long *bios32_entrypoint; | |
198 | unsigned long cru_physical_address; | |
199 | unsigned long cru_length; | |
200 | unsigned long physical_bios_base = 0; | |
201 | unsigned long physical_bios_offset = 0; | |
202 | int retval = -ENODEV; | |
203 | ||
204 | bios32_map = ioremap(map_entry, (2 * PAGE_SIZE)); | |
205 | ||
206 | if (bios32_map == NULL) | |
207 | return -ENODEV; | |
208 | ||
209 | bios32_entrypoint = bios32_map + map_offset; | |
210 | ||
211 | cmn_regs.u1.reax = CRU_BIOS_SIGNATURE_VALUE; | |
212 | ||
213 | asminline_call(&cmn_regs, bios32_entrypoint); | |
214 | ||
215 | if (cmn_regs.u1.ral != 0) { | |
216 | printk(KERN_WARNING | |
ab4ba3cd TM |
217 | "hpwdt: Call succeeded but with an error: 0x%x\n", |
218 | cmn_regs.u1.ral); | |
7f4da474 TM |
219 | } else { |
220 | physical_bios_base = cmn_regs.u2.rebx; | |
221 | physical_bios_offset = cmn_regs.u4.redx; | |
222 | cru_length = cmn_regs.u3.recx; | |
223 | cru_physical_address = | |
ab4ba3cd | 224 | physical_bios_base + physical_bios_offset; |
7f4da474 TM |
225 | |
226 | /* If the values look OK, then map it in. */ | |
227 | if ((physical_bios_base + physical_bios_offset)) { | |
228 | cru_rom_addr = | |
ab4ba3cd | 229 | ioremap(cru_physical_address, cru_length); |
7f4da474 TM |
230 | if (cru_rom_addr) |
231 | retval = 0; | |
232 | } | |
233 | ||
234 | printk(KERN_DEBUG "hpwdt: CRU Base Address: 0x%lx\n", | |
235 | physical_bios_base); | |
236 | printk(KERN_DEBUG "hpwdt: CRU Offset Address: 0x%lx\n", | |
237 | physical_bios_offset); | |
238 | printk(KERN_DEBUG "hpwdt: CRU Length: 0x%lx\n", | |
239 | cru_length); | |
adb23631 KV |
240 | printk(KERN_DEBUG "hpwdt: CRU Mapped Address: %p\n", |
241 | &cru_rom_addr); | |
7f4da474 TM |
242 | } |
243 | iounmap(bios32_map); | |
244 | return retval; | |
245 | } | |
246 | ||
30ec910e RD |
247 | /* |
248 | * bios_checksum | |
249 | */ | |
250 | static int __devinit bios_checksum(const char __iomem *ptr, int len) | |
251 | { | |
252 | char sum = 0; | |
253 | int i; | |
254 | ||
255 | /* | |
256 | * calculate checksum of size bytes. This should add up | |
257 | * to zero if we have a valid header. | |
258 | */ | |
259 | for (i = 0; i < len; i++) | |
260 | sum += ptr[i]; | |
261 | ||
262 | return ((sum == 0) && (len > 0)); | |
263 | } | |
264 | ||
7f4da474 TM |
265 | /* |
266 | * bios32_present | |
267 | * | |
268 | * Routine Description: | |
269 | * This function finds the 32-bit BIOS Service Directory | |
270 | * | |
271 | * Return Value: | |
272 | * 0 : SUCCESS | |
273 | * <0 : FAILURE | |
274 | */ | |
275 | static int __devinit bios32_present(const char __iomem *p) | |
276 | { | |
277 | struct bios32_service_dir *bios_32_ptr; | |
278 | int length; | |
279 | unsigned long map_entry, map_offset; | |
280 | ||
281 | bios_32_ptr = (struct bios32_service_dir *) p; | |
282 | ||
283 | /* | |
284 | * Search for signature by checking equal to the swizzled value | |
285 | * instead of calling another routine to perform a strcmp. | |
286 | */ | |
287 | if (bios_32_ptr->signature == PCI_BIOS32_SD_VALUE) { | |
288 | length = bios_32_ptr->length * PCI_BIOS32_PARAGRAPH_LEN; | |
289 | if (bios_checksum(p, length)) { | |
290 | /* | |
291 | * According to the spec, we're looking for the | |
292 | * first 4KB-aligned address below the entrypoint | |
293 | * listed in the header. The Service Directory code | |
294 | * is guaranteed to occupy no more than 2 4KB pages. | |
295 | */ | |
296 | map_entry = bios_32_ptr->entry_point & ~(PAGE_SIZE - 1); | |
297 | map_offset = bios_32_ptr->entry_point - map_entry; | |
298 | ||
299 | return cru_detect(map_entry, map_offset); | |
300 | } | |
301 | } | |
302 | return -ENODEV; | |
303 | } | |
304 | ||
305 | static int __devinit detect_cru_service(void) | |
306 | { | |
307 | char __iomem *p, *q; | |
308 | int rc = -1; | |
309 | ||
310 | /* | |
311 | * Search from 0x0f0000 through 0x0fffff, inclusive. | |
312 | */ | |
313 | p = ioremap(PCI_ROM_BASE1, ROM_SIZE); | |
314 | if (p == NULL) | |
315 | return -ENOMEM; | |
316 | ||
317 | for (q = p; q < p + ROM_SIZE; q += 16) { | |
318 | rc = bios32_present(q); | |
319 | if (!rc) | |
320 | break; | |
321 | } | |
322 | iounmap(p); | |
323 | return rc; | |
324 | } | |
325 | ||
326 | #else | |
327 | /* --64 Bit Bios------------------------------------------------------------ */ | |
328 | ||
329 | #define HPWDT_ARCH 64 | |
330 | ||
1f6ef234 LT |
331 | asm(".text \n\t" |
332 | ".align 4 \n" | |
333 | "asminline_call: \n\t" | |
334 | "pushq %rbp \n\t" | |
335 | "movq %rsp, %rbp \n\t" | |
336 | "pushq %rax \n\t" | |
337 | "pushq %rbx \n\t" | |
338 | "pushq %rdx \n\t" | |
339 | "pushq %r12 \n\t" | |
340 | "pushq %r9 \n\t" | |
341 | "movq %rsi, %r12 \n\t" | |
342 | "movq %rdi, %r9 \n\t" | |
343 | "movl 4(%r9),%ebx \n\t" | |
344 | "movl 8(%r9),%ecx \n\t" | |
345 | "movl 12(%r9),%edx \n\t" | |
346 | "movl 16(%r9),%esi \n\t" | |
347 | "movl 20(%r9),%edi \n\t" | |
348 | "movl (%r9),%eax \n\t" | |
349 | "call *%r12 \n\t" | |
350 | "pushfq \n\t" | |
351 | "popq %r12 \n\t" | |
1f6ef234 LT |
352 | "movl %eax, (%r9) \n\t" |
353 | "movl %ebx, 4(%r9) \n\t" | |
354 | "movl %ecx, 8(%r9) \n\t" | |
355 | "movl %edx, 12(%r9) \n\t" | |
356 | "movl %esi, 16(%r9) \n\t" | |
357 | "movl %edi, 20(%r9) \n\t" | |
358 | "movq %r12, %rax \n\t" | |
359 | "movl %eax, 28(%r9) \n\t" | |
360 | "popq %r9 \n\t" | |
361 | "popq %r12 \n\t" | |
362 | "popq %rdx \n\t" | |
363 | "popq %rbx \n\t" | |
364 | "popq %rax \n\t" | |
365 | "leave \n\t" | |
366 | "ret \n\t" | |
367 | ".previous"); | |
7f4da474 TM |
368 | |
369 | /* | |
370 | * dmi_find_cru | |
371 | * | |
372 | * Routine Description: | |
30ec910e | 373 | * This function checks whether or not a SMBIOS/DMI record is |
7f4da474 | 374 | * the 64bit CRU info or not |
7f4da474 | 375 | */ |
e7a19c56 | 376 | static void __devinit dmi_find_cru(const struct dmi_header *dm, void *dummy) |
7f4da474 TM |
377 | { |
378 | struct smbios_cru64_info *smbios_cru64_ptr; | |
379 | unsigned long cru_physical_address; | |
380 | ||
381 | if (dm->type == SMBIOS_CRU64_INFORMATION) { | |
382 | smbios_cru64_ptr = (struct smbios_cru64_info *) dm; | |
383 | if (smbios_cru64_ptr->signature == CRU_BIOS_SIGNATURE_VALUE) { | |
384 | cru_physical_address = | |
ab4ba3cd TM |
385 | smbios_cru64_ptr->physical_address + |
386 | smbios_cru64_ptr->double_offset; | |
7f4da474 | 387 | cru_rom_addr = ioremap(cru_physical_address, |
ab4ba3cd | 388 | smbios_cru64_ptr->double_length); |
06026413 BW |
389 | set_memory_x((unsigned long)cru_rom_addr & PAGE_MASK, |
390 | smbios_cru64_ptr->double_length >> PAGE_SHIFT); | |
7f4da474 TM |
391 | } |
392 | } | |
393 | } | |
394 | ||
7f4da474 TM |
395 | static int __devinit detect_cru_service(void) |
396 | { | |
397 | cru_rom_addr = NULL; | |
398 | ||
e7a19c56 | 399 | dmi_walk(dmi_find_cru, NULL); |
7f4da474 TM |
400 | |
401 | /* if cru_rom_addr has been set then we found a CRU service */ | |
ab4ba3cd | 402 | return ((cru_rom_addr != NULL) ? 0 : -ENODEV); |
7f4da474 TM |
403 | } |
404 | ||
405 | /* ------------------------------------------------------------------------- */ | |
406 | ||
407 | #endif | |
408 | ||
7f4da474 TM |
409 | /* |
410 | * Watchdog operations | |
411 | */ | |
412 | static void hpwdt_start(void) | |
413 | { | |
414 | reload = (soft_margin * 1000) / 128; | |
415 | iowrite16(reload, hpwdt_timer_reg); | |
416 | iowrite16(0x85, hpwdt_timer_con); | |
417 | } | |
418 | ||
419 | static void hpwdt_stop(void) | |
420 | { | |
421 | unsigned long data; | |
422 | ||
423 | data = ioread16(hpwdt_timer_con); | |
424 | data &= 0xFE; | |
425 | iowrite16(data, hpwdt_timer_con); | |
426 | } | |
427 | ||
428 | static void hpwdt_ping(void) | |
429 | { | |
430 | iowrite16(reload, hpwdt_timer_reg); | |
431 | } | |
432 | ||
433 | static int hpwdt_change_timer(int new_margin) | |
434 | { | |
435 | /* Arbitrary, can't find the card's limits */ | |
8ba42bd8 | 436 | if (new_margin < 5 || new_margin > 600) { |
7f4da474 TM |
437 | printk(KERN_WARNING |
438 | "hpwdt: New value passed in is invalid: %d seconds.\n", | |
439 | new_margin); | |
440 | return -EINVAL; | |
441 | } | |
442 | ||
443 | soft_margin = new_margin; | |
444 | printk(KERN_DEBUG | |
445 | "hpwdt: New timer passed in is %d seconds.\n", | |
446 | new_margin); | |
447 | reload = (soft_margin * 1000) / 128; | |
448 | ||
449 | return 0; | |
450 | } | |
451 | ||
ab4ba3cd TM |
452 | /* |
453 | * NMI Handler | |
454 | */ | |
455 | static int hpwdt_pretimeout(struct notifier_block *nb, unsigned long ulReason, | |
456 | void *data) | |
457 | { | |
458 | unsigned long rom_pl; | |
459 | static int die_nmi_called; | |
460 | ||
461 | if (ulReason != DIE_NMI && ulReason != DIE_NMI_IPI) | |
462 | return NOTIFY_OK; | |
463 | ||
47bece87 TM |
464 | if (hpwdt_nmi_sourcing) { |
465 | spin_lock_irqsave(&rom_lock, rom_pl); | |
466 | if (!die_nmi_called) | |
467 | asminline_call(&cmn_regs, cru_rom_addr); | |
468 | die_nmi_called = 1; | |
469 | spin_unlock_irqrestore(&rom_lock, rom_pl); | |
470 | if (cmn_regs.u1.ral == 0) { | |
471 | printk(KERN_WARNING "hpwdt: An NMI occurred, " | |
472 | "but unable to determine source.\n"); | |
473 | } else { | |
474 | if (allow_kdump) | |
475 | hpwdt_stop(); | |
476 | panic("An NMI occurred, please see the Integrated " | |
477 | "Management Log for details.\n"); | |
478 | } | |
ab4ba3cd | 479 | } |
290172e7 | 480 | return NOTIFY_OK; |
ab4ba3cd TM |
481 | } |
482 | ||
7f4da474 TM |
483 | /* |
484 | * /dev/watchdog handling | |
485 | */ | |
486 | static int hpwdt_open(struct inode *inode, struct file *file) | |
487 | { | |
488 | /* /dev/watchdog can only be opened once */ | |
489 | if (test_and_set_bit(0, &hpwdt_is_open)) | |
490 | return -EBUSY; | |
491 | ||
492 | /* Start the watchdog */ | |
493 | hpwdt_start(); | |
494 | hpwdt_ping(); | |
495 | ||
496 | return nonseekable_open(inode, file); | |
497 | } | |
498 | ||
499 | static int hpwdt_release(struct inode *inode, struct file *file) | |
500 | { | |
501 | /* Stop the watchdog */ | |
502 | if (expect_release == 42) { | |
503 | hpwdt_stop(); | |
504 | } else { | |
505 | printk(KERN_CRIT | |
506 | "hpwdt: Unexpected close, not stopping watchdog!\n"); | |
507 | hpwdt_ping(); | |
508 | } | |
509 | ||
510 | expect_release = 0; | |
511 | ||
512 | /* /dev/watchdog is being closed, make sure it can be re-opened */ | |
513 | clear_bit(0, &hpwdt_is_open); | |
514 | ||
515 | return 0; | |
516 | } | |
517 | ||
518 | static ssize_t hpwdt_write(struct file *file, const char __user *data, | |
519 | size_t len, loff_t *ppos) | |
520 | { | |
521 | /* See if we got the magic character 'V' and reload the timer */ | |
522 | if (len) { | |
523 | if (!nowayout) { | |
524 | size_t i; | |
525 | ||
526 | /* note: just in case someone wrote the magic character | |
527 | * five months ago... */ | |
528 | expect_release = 0; | |
529 | ||
530 | /* scan to see whether or not we got the magic char. */ | |
531 | for (i = 0; i != len; i++) { | |
532 | char c; | |
7944d3a5 | 533 | if (get_user(c, data + i)) |
7f4da474 TM |
534 | return -EFAULT; |
535 | if (c == 'V') | |
536 | expect_release = 42; | |
537 | } | |
538 | } | |
539 | ||
540 | /* someone wrote to us, we should reload the timer */ | |
541 | hpwdt_ping(); | |
542 | } | |
543 | ||
544 | return len; | |
545 | } | |
546 | ||
42747d71 | 547 | static const struct watchdog_info ident = { |
7f4da474 TM |
548 | .options = WDIOF_SETTIMEOUT | |
549 | WDIOF_KEEPALIVEPING | | |
550 | WDIOF_MAGICCLOSE, | |
36e3ff44 | 551 | .identity = "HP iLO2+ HW Watchdog Timer", |
7f4da474 TM |
552 | }; |
553 | ||
554 | static long hpwdt_ioctl(struct file *file, unsigned int cmd, | |
555 | unsigned long arg) | |
556 | { | |
557 | void __user *argp = (void __user *)arg; | |
558 | int __user *p = argp; | |
559 | int new_margin; | |
560 | int ret = -ENOTTY; | |
561 | ||
562 | switch (cmd) { | |
563 | case WDIOC_GETSUPPORT: | |
564 | ret = 0; | |
565 | if (copy_to_user(argp, &ident, sizeof(ident))) | |
566 | ret = -EFAULT; | |
567 | break; | |
568 | ||
569 | case WDIOC_GETSTATUS: | |
570 | case WDIOC_GETBOOTSTATUS: | |
571 | ret = put_user(0, p); | |
572 | break; | |
573 | ||
574 | case WDIOC_KEEPALIVE: | |
575 | hpwdt_ping(); | |
576 | ret = 0; | |
577 | break; | |
578 | ||
579 | case WDIOC_SETTIMEOUT: | |
580 | ret = get_user(new_margin, p); | |
581 | if (ret) | |
582 | break; | |
583 | ||
584 | ret = hpwdt_change_timer(new_margin); | |
585 | if (ret) | |
586 | break; | |
587 | ||
588 | hpwdt_ping(); | |
589 | /* Fall */ | |
590 | case WDIOC_GETTIMEOUT: | |
591 | ret = put_user(soft_margin, p); | |
592 | break; | |
593 | } | |
594 | return ret; | |
595 | } | |
596 | ||
597 | /* | |
598 | * Kernel interfaces | |
599 | */ | |
d5c26a59 | 600 | static const struct file_operations hpwdt_fops = { |
7f4da474 TM |
601 | .owner = THIS_MODULE, |
602 | .llseek = no_llseek, | |
603 | .write = hpwdt_write, | |
604 | .unlocked_ioctl = hpwdt_ioctl, | |
605 | .open = hpwdt_open, | |
606 | .release = hpwdt_release, | |
607 | }; | |
608 | ||
609 | static struct miscdevice hpwdt_miscdev = { | |
610 | .minor = WATCHDOG_MINOR, | |
611 | .name = "watchdog", | |
612 | .fops = &hpwdt_fops, | |
613 | }; | |
614 | ||
615 | static struct notifier_block die_notifier = { | |
616 | .notifier_call = hpwdt_pretimeout, | |
44df7535 | 617 | .priority = 0, |
7f4da474 TM |
618 | }; |
619 | ||
620 | /* | |
621 | * Init & Exit | |
622 | */ | |
623 | ||
47bece87 TM |
624 | #ifdef ARCH_HAS_NMI_WATCHDOG |
625 | static void __devinit hpwdt_check_nmi_sourcing(struct pci_dev *dev) | |
626 | { | |
627 | /* | |
628 | * If nmi_watchdog is turned off then we can turn on | |
629 | * our nmi sourcing capability. | |
630 | */ | |
631 | if (!nmi_watchdog_active()) | |
632 | hpwdt_nmi_sourcing = 1; | |
633 | else | |
634 | dev_warn(&dev->dev, "NMI sourcing is disabled. To enable this " | |
44df7535 TM |
635 | "functionality you must reboot with nmi_watchdog=0 " |
636 | "and load the hpwdt driver with priority=1.\n"); | |
47bece87 TM |
637 | } |
638 | #else | |
639 | static void __devinit hpwdt_check_nmi_sourcing(struct pci_dev *dev) | |
640 | { | |
641 | dev_warn(&dev->dev, "NMI sourcing is disabled. " | |
642 | "Your kernel does not support a NMI Watchdog.\n"); | |
643 | } | |
644 | #endif | |
645 | ||
7f4da474 | 646 | static int __devinit hpwdt_init_one(struct pci_dev *dev, |
ab4ba3cd | 647 | const struct pci_device_id *ent) |
7f4da474 TM |
648 | { |
649 | int retval; | |
650 | ||
47bece87 TM |
651 | /* |
652 | * Check if we can do NMI sourcing or not | |
653 | */ | |
654 | hpwdt_check_nmi_sourcing(dev); | |
655 | ||
7f4da474 | 656 | /* |
36e3ff44 | 657 | * First let's find out if we are on an iLO2+ server. We will |
7f4da474 | 658 | * not run on a legacy ASM box. |
ab4ba3cd | 659 | * So we only support the G5 ProLiant servers and higher. |
7f4da474 TM |
660 | */ |
661 | if (dev->subsystem_vendor != PCI_VENDOR_ID_HP) { | |
662 | dev_warn(&dev->dev, | |
36e3ff44 | 663 | "This server does not have an iLO2+ ASIC.\n"); |
7f4da474 TM |
664 | return -ENODEV; |
665 | } | |
666 | ||
667 | if (pci_enable_device(dev)) { | |
668 | dev_warn(&dev->dev, | |
669 | "Not possible to enable PCI Device: 0x%x:0x%x.\n", | |
670 | ent->vendor, ent->device); | |
671 | return -ENODEV; | |
672 | } | |
673 | ||
674 | pci_mem_addr = pci_iomap(dev, 1, 0x80); | |
675 | if (!pci_mem_addr) { | |
676 | dev_warn(&dev->dev, | |
36e3ff44 | 677 | "Unable to detect the iLO2+ server memory.\n"); |
7f4da474 TM |
678 | retval = -ENOMEM; |
679 | goto error_pci_iomap; | |
680 | } | |
681 | hpwdt_timer_reg = pci_mem_addr + 0x70; | |
682 | hpwdt_timer_con = pci_mem_addr + 0x72; | |
683 | ||
684 | /* Make sure that we have a valid soft_margin */ | |
685 | if (hpwdt_change_timer(soft_margin)) | |
686 | hpwdt_change_timer(DEFAULT_MARGIN); | |
687 | ||
688 | /* | |
689 | * We need to map the ROM to get the CRU service. | |
690 | * For 32 bit Operating Systems we need to go through the 32 Bit | |
691 | * BIOS Service Directory | |
692 | * For 64 bit Operating Systems we get that service through SMBIOS. | |
693 | */ | |
694 | retval = detect_cru_service(); | |
695 | if (retval < 0) { | |
696 | dev_warn(&dev->dev, | |
ab4ba3cd | 697 | "Unable to detect the %d Bit CRU Service.\n", |
7f4da474 TM |
698 | HPWDT_ARCH); |
699 | goto error_get_cru; | |
700 | } | |
701 | ||
702 | /* | |
703 | * We know this is the only CRU call we need to make so lets keep as | |
704 | * few instructions as possible once the NMI comes in. | |
705 | */ | |
706 | cmn_regs.u1.rah = 0x0D; | |
707 | cmn_regs.u1.ral = 0x02; | |
708 | ||
44df7535 TM |
709 | /* |
710 | * If the priority is set to 1, then we will be put first on the | |
711 | * die notify list to handle a critical NMI. The default is to | |
712 | * be last so other users of the NMI signal can function. | |
713 | */ | |
714 | if (priority) | |
715 | die_notifier.priority = 0x7FFFFFFF; | |
716 | ||
7f4da474 TM |
717 | retval = register_die_notifier(&die_notifier); |
718 | if (retval != 0) { | |
719 | dev_warn(&dev->dev, | |
ab4ba3cd | 720 | "Unable to register a die notifier (err=%d).\n", |
7f4da474 TM |
721 | retval); |
722 | goto error_die_notifier; | |
723 | } | |
724 | ||
725 | retval = misc_register(&hpwdt_miscdev); | |
726 | if (retval < 0) { | |
727 | dev_warn(&dev->dev, | |
728 | "Unable to register miscdev on minor=%d (err=%d).\n", | |
729 | WATCHDOG_MINOR, retval); | |
730 | goto error_misc_register; | |
731 | } | |
732 | ||
733 | printk(KERN_INFO | |
d8100c3a | 734 | "hp Watchdog Timer Driver: %s" |
ab4ba3cd | 735 | ", timer margin: %d seconds (nowayout=%d)" |
44df7535 TM |
736 | ", allow kernel dump: %s (default = 0/OFF)" |
737 | ", priority: %s (default = 0/LAST).\n", | |
d8100c3a | 738 | HPWDT_VERSION, soft_margin, nowayout, |
44df7535 TM |
739 | (allow_kdump == 0) ? "OFF" : "ON", |
740 | (priority == 0) ? "LAST" : "FIRST"); | |
7f4da474 TM |
741 | |
742 | return 0; | |
743 | ||
744 | error_misc_register: | |
745 | unregister_die_notifier(&die_notifier); | |
746 | error_die_notifier: | |
747 | if (cru_rom_addr) | |
748 | iounmap(cru_rom_addr); | |
749 | error_get_cru: | |
750 | pci_iounmap(dev, pci_mem_addr); | |
751 | error_pci_iomap: | |
752 | pci_disable_device(dev); | |
753 | return retval; | |
754 | } | |
755 | ||
756 | static void __devexit hpwdt_exit(struct pci_dev *dev) | |
757 | { | |
758 | if (!nowayout) | |
759 | hpwdt_stop(); | |
760 | ||
761 | misc_deregister(&hpwdt_miscdev); | |
762 | unregister_die_notifier(&die_notifier); | |
763 | ||
764 | if (cru_rom_addr) | |
765 | iounmap(cru_rom_addr); | |
766 | pci_iounmap(dev, pci_mem_addr); | |
767 | pci_disable_device(dev); | |
768 | } | |
769 | ||
770 | static struct pci_driver hpwdt_driver = { | |
771 | .name = "hpwdt", | |
772 | .id_table = hpwdt_devices, | |
773 | .probe = hpwdt_init_one, | |
774 | .remove = __devexit_p(hpwdt_exit), | |
775 | }; | |
776 | ||
777 | static void __exit hpwdt_cleanup(void) | |
778 | { | |
779 | pci_unregister_driver(&hpwdt_driver); | |
780 | } | |
781 | ||
782 | static int __init hpwdt_init(void) | |
783 | { | |
784 | return pci_register_driver(&hpwdt_driver); | |
785 | } | |
786 | ||
787 | MODULE_AUTHOR("Tom Mingarelli"); | |
788 | MODULE_DESCRIPTION("hp watchdog driver"); | |
789 | MODULE_LICENSE("GPL"); | |
d8100c3a | 790 | MODULE_VERSION(HPWDT_VERSION); |
7f4da474 TM |
791 | MODULE_ALIAS_MISCDEV(WATCHDOG_MINOR); |
792 | ||
793 | module_param(soft_margin, int, 0); | |
794 | MODULE_PARM_DESC(soft_margin, "Watchdog timeout in seconds"); | |
795 | ||
796 | module_param(nowayout, int, 0); | |
797 | MODULE_PARM_DESC(nowayout, "Watchdog cannot be stopped once started (default=" | |
798 | __MODULE_STRING(WATCHDOG_NOWAYOUT) ")"); | |
799 | ||
550d299e | 800 | module_param(allow_kdump, int, 0); |
801 | MODULE_PARM_DESC(allow_kdump, "Start a kernel dump after NMI occurs"); | |
802 | ||
44df7535 TM |
803 | module_param(priority, int, 0); |
804 | MODULE_PARM_DESC(priority, "The hpwdt driver handles NMIs first or last" | |
805 | " (default = 0/Last)\n"); | |
806 | ||
7f4da474 TM |
807 | module_init(hpwdt_init); |
808 | module_exit(hpwdt_cleanup); |