]>
Commit | Line | Data |
---|---|---|
bad56236 AB |
1 | /* |
2 | * Raspberry Pi emulation (c) 2012 Gregory Estrade | |
3 | * Upstreaming code cleanup [including bcm2835_*] (c) 2013 Jan Petrous | |
4 | * | |
5 | * Rasperry Pi 2 emulation and refactoring Copyright (c) 2015, Microsoft | |
6 | * Written by Andrew Baumann | |
7 | * | |
6111a0c0 PMD |
8 | * This work is licensed under the terms of the GNU GPL, version 2 or later. |
9 | * See the COPYING file in the top-level directory. | |
bad56236 AB |
10 | */ |
11 | ||
c964b660 | 12 | #include "qemu/osdep.h" |
da34e65c | 13 | #include "qapi/error.h" |
0b8fa32f | 14 | #include "qemu/module.h" |
4771d756 | 15 | #include "cpu.h" |
bad56236 AB |
16 | #include "hw/arm/bcm2836.h" |
17 | #include "hw/arm/raspi_platform.h" | |
18 | #include "hw/sysbus.h" | |
bad56236 | 19 | |
0fd74f03 PM |
20 | struct BCM283XInfo { |
21 | const char *name; | |
210f4784 | 22 | const char *cpu_type; |
d0567e94 PMD |
23 | hwaddr peri_base; /* Peripheral base address seen by the CPU */ |
24 | hwaddr ctrl_base; /* Interrupt controller and mailboxes etc. */ | |
1bcb4d16 | 25 | int clusterid; |
0fd74f03 PM |
26 | }; |
27 | ||
28 | static const BCM283XInfo bcm283x_socs[] = { | |
29 | { | |
30 | .name = TYPE_BCM2836, | |
2b0b9321 | 31 | .cpu_type = ARM_CPU_TYPE_NAME("cortex-a7"), |
d0567e94 PMD |
32 | .peri_base = 0x3f000000, |
33 | .ctrl_base = 0x40000000, | |
1bcb4d16 | 34 | .clusterid = 0xf, |
0fd74f03 | 35 | }, |
210f4784 | 36 | #ifdef TARGET_AARCH64 |
0fd74f03 PM |
37 | { |
38 | .name = TYPE_BCM2837, | |
210f4784 | 39 | .cpu_type = ARM_CPU_TYPE_NAME("cortex-a53"), |
d0567e94 PMD |
40 | .peri_base = 0x3f000000, |
41 | .ctrl_base = 0x40000000, | |
1bcb4d16 | 42 | .clusterid = 0x0, |
0fd74f03 | 43 | }, |
210f4784 | 44 | #endif |
0fd74f03 PM |
45 | }; |
46 | ||
bad56236 AB |
47 | static void bcm2836_init(Object *obj) |
48 | { | |
926dcdf0 | 49 | BCM283XState *s = BCM283X(obj); |
210f4784 PM |
50 | BCM283XClass *bc = BCM283X_GET_CLASS(obj); |
51 | const BCM283XInfo *info = bc->info; | |
52 | int n; | |
53 | ||
54 | for (n = 0; n < BCM283X_NCPUS; n++) { | |
5e5e9ed6 PMD |
55 | object_initialize_child(obj, "cpu[*]", &s->cpu[n].core, |
56 | sizeof(s->cpu[n].core), info->cpu_type, | |
57 | &error_abort, NULL); | |
210f4784 | 58 | } |
bad56236 | 59 | |
14c520e3 TH |
60 | sysbus_init_child_obj(obj, "control", &s->control, sizeof(s->control), |
61 | TYPE_BCM2836_CONTROL); | |
bad56236 | 62 | |
14c520e3 TH |
63 | sysbus_init_child_obj(obj, "peripherals", &s->peripherals, |
64 | sizeof(s->peripherals), TYPE_BCM2835_PERIPHERALS); | |
f0afa731 | 65 | object_property_add_alias(obj, "board-rev", OBJECT(&s->peripherals), |
d2623129 | 66 | "board-rev"); |
5e9c2a8d | 67 | object_property_add_alias(obj, "vcram-size", OBJECT(&s->peripherals), |
d2623129 | 68 | "vcram-size"); |
bad56236 AB |
69 | } |
70 | ||
71 | static void bcm2836_realize(DeviceState *dev, Error **errp) | |
72 | { | |
926dcdf0 | 73 | BCM283XState *s = BCM283X(dev); |
1bcb4d16 PM |
74 | BCM283XClass *bc = BCM283X_GET_CLASS(dev); |
75 | const BCM283XInfo *info = bc->info; | |
bad56236 AB |
76 | Object *obj; |
77 | Error *err = NULL; | |
78 | int n; | |
79 | ||
80 | /* common peripherals from bcm2835 */ | |
81 | ||
82 | obj = object_property_get_link(OBJECT(dev), "ram", &err); | |
83 | if (obj == NULL) { | |
84 | error_setg(errp, "%s: required ram link not found: %s", | |
85 | __func__, error_get_pretty(err)); | |
86 | return; | |
87 | } | |
88 | ||
d2623129 | 89 | object_property_add_const_link(OBJECT(&s->peripherals), "ram", obj); |
bad56236 AB |
90 | |
91 | object_property_set_bool(OBJECT(&s->peripherals), true, "realized", &err); | |
92 | if (err) { | |
93 | error_propagate(errp, err); | |
94 | return; | |
95 | } | |
96 | ||
a55b53a2 | 97 | object_property_add_alias(OBJECT(s), "sd-bus", OBJECT(&s->peripherals), |
d2623129 | 98 | "sd-bus"); |
a55b53a2 | 99 | |
bad56236 | 100 | sysbus_mmio_map_overlap(SYS_BUS_DEVICE(&s->peripherals), 0, |
d0567e94 | 101 | info->peri_base, 1); |
bad56236 AB |
102 | |
103 | /* bcm2836 interrupt controller (and mailboxes, etc.) */ | |
104 | object_property_set_bool(OBJECT(&s->control), true, "realized", &err); | |
105 | if (err) { | |
106 | error_propagate(errp, err); | |
107 | return; | |
108 | } | |
109 | ||
d0567e94 | 110 | sysbus_mmio_map(SYS_BUS_DEVICE(&s->control), 0, info->ctrl_base); |
bad56236 AB |
111 | |
112 | sysbus_connect_irq(SYS_BUS_DEVICE(&s->peripherals), 0, | |
113 | qdev_get_gpio_in_named(DEVICE(&s->control), "gpu-irq", 0)); | |
114 | sysbus_connect_irq(SYS_BUS_DEVICE(&s->peripherals), 1, | |
115 | qdev_get_gpio_in_named(DEVICE(&s->control), "gpu-fiq", 0)); | |
116 | ||
926dcdf0 | 117 | for (n = 0; n < BCM283X_NCPUS; n++) { |
1bcb4d16 | 118 | /* TODO: this should be converted to a property of ARM_CPU */ |
5e5e9ed6 | 119 | s->cpu[n].core.mp_affinity = (info->clusterid << 8) | n; |
bad56236 AB |
120 | |
121 | /* set periphbase/CBAR value for CPU-local registers */ | |
5e5e9ed6 | 122 | object_property_set_int(OBJECT(&s->cpu[n].core), |
d0567e94 | 123 | info->peri_base, |
bad56236 AB |
124 | "reset-cbar", &err); |
125 | if (err) { | |
126 | error_propagate(errp, err); | |
127 | return; | |
128 | } | |
129 | ||
130 | /* start powered off if not enabled */ | |
5e5e9ed6 | 131 | object_property_set_bool(OBJECT(&s->cpu[n].core), n >= s->enabled_cpus, |
bad56236 AB |
132 | "start-powered-off", &err); |
133 | if (err) { | |
134 | error_propagate(errp, err); | |
135 | return; | |
136 | } | |
137 | ||
5e5e9ed6 PMD |
138 | object_property_set_bool(OBJECT(&s->cpu[n].core), true, |
139 | "realized", &err); | |
bad56236 AB |
140 | if (err) { |
141 | error_propagate(errp, err); | |
142 | return; | |
143 | } | |
144 | ||
145 | /* Connect irq/fiq outputs from the interrupt controller. */ | |
146 | qdev_connect_gpio_out_named(DEVICE(&s->control), "irq", n, | |
5e5e9ed6 | 147 | qdev_get_gpio_in(DEVICE(&s->cpu[n].core), ARM_CPU_IRQ)); |
bad56236 | 148 | qdev_connect_gpio_out_named(DEVICE(&s->control), "fiq", n, |
5e5e9ed6 | 149 | qdev_get_gpio_in(DEVICE(&s->cpu[n].core), ARM_CPU_FIQ)); |
bad56236 AB |
150 | |
151 | /* Connect timers from the CPU to the interrupt controller */ | |
5e5e9ed6 | 152 | qdev_connect_gpio_out(DEVICE(&s->cpu[n].core), GTIMER_PHYS, |
0dc19823 | 153 | qdev_get_gpio_in_named(DEVICE(&s->control), "cntpnsirq", n)); |
5e5e9ed6 | 154 | qdev_connect_gpio_out(DEVICE(&s->cpu[n].core), GTIMER_VIRT, |
bad56236 | 155 | qdev_get_gpio_in_named(DEVICE(&s->control), "cntvirq", n)); |
5e5e9ed6 | 156 | qdev_connect_gpio_out(DEVICE(&s->cpu[n].core), GTIMER_HYP, |
0dc19823 | 157 | qdev_get_gpio_in_named(DEVICE(&s->control), "cnthpirq", n)); |
5e5e9ed6 | 158 | qdev_connect_gpio_out(DEVICE(&s->cpu[n].core), GTIMER_SEC, |
0dc19823 | 159 | qdev_get_gpio_in_named(DEVICE(&s->control), "cntpsirq", n)); |
bad56236 AB |
160 | } |
161 | } | |
162 | ||
163 | static Property bcm2836_props[] = { | |
926dcdf0 PM |
164 | DEFINE_PROP_UINT32("enabled-cpus", BCM283XState, enabled_cpus, |
165 | BCM283X_NCPUS), | |
bad56236 AB |
166 | DEFINE_PROP_END_OF_LIST() |
167 | }; | |
168 | ||
0fd74f03 | 169 | static void bcm283x_class_init(ObjectClass *oc, void *data) |
bad56236 AB |
170 | { |
171 | DeviceClass *dc = DEVICE_CLASS(oc); | |
0fd74f03 | 172 | BCM283XClass *bc = BCM283X_CLASS(oc); |
bad56236 | 173 | |
0fd74f03 | 174 | bc->info = data; |
bad56236 | 175 | dc->realize = bcm2836_realize; |
4f67d30b | 176 | device_class_set_props(dc, bcm2836_props); |
cccf96c3 TH |
177 | /* Reason: Must be wired up in code (see raspi_init() function) */ |
178 | dc->user_creatable = false; | |
bad56236 AB |
179 | } |
180 | ||
0fd74f03 | 181 | static const TypeInfo bcm283x_type_info = { |
926dcdf0 | 182 | .name = TYPE_BCM283X, |
3d260cf3 | 183 | .parent = TYPE_DEVICE, |
926dcdf0 | 184 | .instance_size = sizeof(BCM283XState), |
bad56236 | 185 | .instance_init = bcm2836_init, |
0fd74f03 PM |
186 | .class_size = sizeof(BCM283XClass), |
187 | .abstract = true, | |
bad56236 AB |
188 | }; |
189 | ||
190 | static void bcm2836_register_types(void) | |
191 | { | |
0fd74f03 PM |
192 | int i; |
193 | ||
194 | type_register_static(&bcm283x_type_info); | |
195 | for (i = 0; i < ARRAY_SIZE(bcm283x_socs); i++) { | |
196 | TypeInfo ti = { | |
197 | .name = bcm283x_socs[i].name, | |
198 | .parent = TYPE_BCM283X, | |
199 | .class_init = bcm283x_class_init, | |
200 | .class_data = (void *) &bcm283x_socs[i], | |
201 | }; | |
202 | type_register(&ti); | |
203 | } | |
bad56236 AB |
204 | } |
205 | ||
206 | type_init(bcm2836_register_types) |