]>
Commit | Line | Data |
---|---|---|
ee708c99 JCD |
1 | /* |
2 | * Copyright (c) 2013 Jean-Christophe Dubois <jcd@tribudubois.net> | |
3 | * | |
4 | * i.MX25 SOC emulation. | |
5 | * | |
6 | * Based on hw/arm/xlnx-zynqmp.c | |
7 | * | |
8 | * Copyright (C) 2015 Xilinx Inc | |
9 | * Written by Peter Crosthwaite <peter.crosthwaite@xilinx.com> | |
10 | * | |
11 | * This program is free software; you can redistribute it and/or modify it | |
12 | * under the terms of the GNU General Public License as published by the | |
13 | * Free Software Foundation; either version 2 of the License, or | |
14 | * (at your option) any later version. | |
15 | * | |
16 | * This program is distributed in the hope that it will be useful, but WITHOUT | |
17 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
18 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License | |
19 | * for more details. | |
20 | * | |
21 | * You should have received a copy of the GNU General Public License along | |
22 | * with this program; if not, see <http://www.gnu.org/licenses/>. | |
23 | */ | |
24 | ||
12b16722 | 25 | #include "qemu/osdep.h" |
da34e65c | 26 | #include "qapi/error.h" |
4771d756 | 27 | #include "cpu.h" |
ee708c99 JCD |
28 | #include "hw/arm/fsl-imx25.h" |
29 | #include "sysemu/sysemu.h" | |
30 | #include "exec/address-spaces.h" | |
a27bd6c7 | 31 | #include "hw/qdev-properties.h" |
8228e353 | 32 | #include "chardev/char.h" |
ee708c99 | 33 | |
bfae1772 GR |
34 | #define IMX25_ESDHC_CAPABILITIES 0x07e20000 |
35 | ||
ee708c99 JCD |
36 | static void fsl_imx25_init(Object *obj) |
37 | { | |
38 | FslIMX25State *s = FSL_IMX25(obj); | |
39 | int i; | |
40 | ||
9fc7fc4d | 41 | object_initialize_child(obj, "cpu", &s->cpu, ARM_CPU_TYPE_NAME("arm926")); |
ee708c99 | 42 | |
db873cc5 | 43 | object_initialize_child(obj, "avic", &s->avic, TYPE_IMX_AVIC); |
ee708c99 | 44 | |
db873cc5 | 45 | object_initialize_child(obj, "ccm", &s->ccm, TYPE_IMX25_CCM); |
ee708c99 JCD |
46 | |
47 | for (i = 0; i < FSL_IMX25_NUM_UARTS; i++) { | |
db873cc5 | 48 | object_initialize_child(obj, "uart[*]", &s->uart[i], TYPE_IMX_SERIAL); |
ee708c99 JCD |
49 | } |
50 | ||
51 | for (i = 0; i < FSL_IMX25_NUM_GPTS; i++) { | |
db873cc5 | 52 | object_initialize_child(obj, "gpt[*]", &s->gpt[i], TYPE_IMX25_GPT); |
ee708c99 JCD |
53 | } |
54 | ||
55 | for (i = 0; i < FSL_IMX25_NUM_EPITS; i++) { | |
db873cc5 | 56 | object_initialize_child(obj, "epit[*]", &s->epit[i], TYPE_IMX_EPIT); |
ee708c99 JCD |
57 | } |
58 | ||
db873cc5 | 59 | object_initialize_child(obj, "fec", &s->fec, TYPE_IMX_FEC); |
ee708c99 | 60 | |
db873cc5 | 61 | object_initialize_child(obj, "rngc", &s->rngc, TYPE_IMX_RNGC); |
f0396549 | 62 | |
ee708c99 | 63 | for (i = 0; i < FSL_IMX25_NUM_I2CS; i++) { |
db873cc5 | 64 | object_initialize_child(obj, "i2c[*]", &s->i2c[i], TYPE_IMX_I2C); |
ee708c99 | 65 | } |
6abc7158 JCD |
66 | |
67 | for (i = 0; i < FSL_IMX25_NUM_GPIOS; i++) { | |
db873cc5 | 68 | object_initialize_child(obj, "gpio[*]", &s->gpio[i], TYPE_IMX_GPIO); |
6abc7158 | 69 | } |
bfae1772 GR |
70 | |
71 | for (i = 0; i < FSL_IMX25_NUM_ESDHCS; i++) { | |
db873cc5 | 72 | object_initialize_child(obj, "sdhc[*]", &s->esdhc[i], TYPE_IMX_USDHC); |
bfae1772 | 73 | } |
67f52ebe GR |
74 | |
75 | for (i = 0; i < FSL_IMX25_NUM_USBS; i++) { | |
db873cc5 | 76 | object_initialize_child(obj, "usb[*]", &s->usb[i], TYPE_CHIPIDEA); |
67f52ebe GR |
77 | } |
78 | ||
db873cc5 | 79 | object_initialize_child(obj, "wdt", &s->wdt, TYPE_IMX2_WDT); |
ee708c99 JCD |
80 | } |
81 | ||
82 | static void fsl_imx25_realize(DeviceState *dev, Error **errp) | |
83 | { | |
84 | FslIMX25State *s = FSL_IMX25(dev); | |
85 | uint8_t i; | |
86 | Error *err = NULL; | |
87 | ||
668f62ec | 88 | if (!qdev_realize(DEVICE(&s->cpu), NULL, errp)) { |
ee708c99 JCD |
89 | return; |
90 | } | |
91 | ||
668f62ec | 92 | if (!sysbus_realize(SYS_BUS_DEVICE(&s->avic), errp)) { |
ee708c99 JCD |
93 | return; |
94 | } | |
95 | sysbus_mmio_map(SYS_BUS_DEVICE(&s->avic), 0, FSL_IMX25_AVIC_ADDR); | |
96 | sysbus_connect_irq(SYS_BUS_DEVICE(&s->avic), 0, | |
97 | qdev_get_gpio_in(DEVICE(&s->cpu), ARM_CPU_IRQ)); | |
98 | sysbus_connect_irq(SYS_BUS_DEVICE(&s->avic), 1, | |
99 | qdev_get_gpio_in(DEVICE(&s->cpu), ARM_CPU_FIQ)); | |
100 | ||
668f62ec | 101 | if (!sysbus_realize(SYS_BUS_DEVICE(&s->ccm), errp)) { |
ee708c99 JCD |
102 | return; |
103 | } | |
104 | sysbus_mmio_map(SYS_BUS_DEVICE(&s->ccm), 0, FSL_IMX25_CCM_ADDR); | |
105 | ||
106 | /* Initialize all UARTs */ | |
107 | for (i = 0; i < FSL_IMX25_NUM_UARTS; i++) { | |
108 | static const struct { | |
109 | hwaddr addr; | |
110 | unsigned int irq; | |
111 | } serial_table[FSL_IMX25_NUM_UARTS] = { | |
112 | { FSL_IMX25_UART1_ADDR, FSL_IMX25_UART1_IRQ }, | |
113 | { FSL_IMX25_UART2_ADDR, FSL_IMX25_UART2_IRQ }, | |
114 | { FSL_IMX25_UART3_ADDR, FSL_IMX25_UART3_IRQ }, | |
115 | { FSL_IMX25_UART4_ADDR, FSL_IMX25_UART4_IRQ }, | |
116 | { FSL_IMX25_UART5_ADDR, FSL_IMX25_UART5_IRQ } | |
117 | }; | |
118 | ||
fc38a112 | 119 | qdev_prop_set_chr(DEVICE(&s->uart[i]), "chardev", serial_hd(i)); |
ee708c99 | 120 | |
668f62ec | 121 | if (!sysbus_realize(SYS_BUS_DEVICE(&s->uart[i]), errp)) { |
ee708c99 JCD |
122 | return; |
123 | } | |
124 | sysbus_mmio_map(SYS_BUS_DEVICE(&s->uart[i]), 0, serial_table[i].addr); | |
125 | sysbus_connect_irq(SYS_BUS_DEVICE(&s->uart[i]), 0, | |
126 | qdev_get_gpio_in(DEVICE(&s->avic), | |
127 | serial_table[i].irq)); | |
128 | } | |
129 | ||
130 | /* Initialize all GPT timers */ | |
131 | for (i = 0; i < FSL_IMX25_NUM_GPTS; i++) { | |
132 | static const struct { | |
133 | hwaddr addr; | |
134 | unsigned int irq; | |
135 | } gpt_table[FSL_IMX25_NUM_GPTS] = { | |
136 | { FSL_IMX25_GPT1_ADDR, FSL_IMX25_GPT1_IRQ }, | |
137 | { FSL_IMX25_GPT2_ADDR, FSL_IMX25_GPT2_IRQ }, | |
138 | { FSL_IMX25_GPT3_ADDR, FSL_IMX25_GPT3_IRQ }, | |
139 | { FSL_IMX25_GPT4_ADDR, FSL_IMX25_GPT4_IRQ } | |
140 | }; | |
141 | ||
cb54d868 | 142 | s->gpt[i].ccm = IMX_CCM(&s->ccm); |
ee708c99 | 143 | |
668f62ec | 144 | if (!sysbus_realize(SYS_BUS_DEVICE(&s->gpt[i]), errp)) { |
ee708c99 JCD |
145 | return; |
146 | } | |
147 | sysbus_mmio_map(SYS_BUS_DEVICE(&s->gpt[i]), 0, gpt_table[i].addr); | |
148 | sysbus_connect_irq(SYS_BUS_DEVICE(&s->gpt[i]), 0, | |
149 | qdev_get_gpio_in(DEVICE(&s->avic), | |
150 | gpt_table[i].irq)); | |
151 | } | |
152 | ||
153 | /* Initialize all EPIT timers */ | |
154 | for (i = 0; i < FSL_IMX25_NUM_EPITS; i++) { | |
155 | static const struct { | |
156 | hwaddr addr; | |
157 | unsigned int irq; | |
158 | } epit_table[FSL_IMX25_NUM_EPITS] = { | |
159 | { FSL_IMX25_EPIT1_ADDR, FSL_IMX25_EPIT1_IRQ }, | |
160 | { FSL_IMX25_EPIT2_ADDR, FSL_IMX25_EPIT2_IRQ } | |
161 | }; | |
162 | ||
cb54d868 | 163 | s->epit[i].ccm = IMX_CCM(&s->ccm); |
ee708c99 | 164 | |
668f62ec | 165 | if (!sysbus_realize(SYS_BUS_DEVICE(&s->epit[i]), errp)) { |
ee708c99 JCD |
166 | return; |
167 | } | |
168 | sysbus_mmio_map(SYS_BUS_DEVICE(&s->epit[i]), 0, epit_table[i].addr); | |
169 | sysbus_connect_irq(SYS_BUS_DEVICE(&s->epit[i]), 0, | |
170 | qdev_get_gpio_in(DEVICE(&s->avic), | |
171 | epit_table[i].irq)); | |
172 | } | |
173 | ||
174 | qdev_set_nic_properties(DEVICE(&s->fec), &nd_table[0]); | |
a699b410 | 175 | |
668f62ec | 176 | if (!sysbus_realize(SYS_BUS_DEVICE(&s->fec), errp)) { |
ee708c99 JCD |
177 | return; |
178 | } | |
179 | sysbus_mmio_map(SYS_BUS_DEVICE(&s->fec), 0, FSL_IMX25_FEC_ADDR); | |
180 | sysbus_connect_irq(SYS_BUS_DEVICE(&s->fec), 0, | |
181 | qdev_get_gpio_in(DEVICE(&s->avic), FSL_IMX25_FEC_IRQ)); | |
182 | ||
668f62ec | 183 | if (!sysbus_realize(SYS_BUS_DEVICE(&s->rngc), errp)) { |
f0396549 MK |
184 | return; |
185 | } | |
186 | sysbus_mmio_map(SYS_BUS_DEVICE(&s->rngc), 0, FSL_IMX25_RNGC_ADDR); | |
187 | sysbus_connect_irq(SYS_BUS_DEVICE(&s->rngc), 0, | |
188 | qdev_get_gpio_in(DEVICE(&s->avic), FSL_IMX25_RNGC_IRQ)); | |
ee708c99 JCD |
189 | |
190 | /* Initialize all I2C */ | |
191 | for (i = 0; i < FSL_IMX25_NUM_I2CS; i++) { | |
192 | static const struct { | |
193 | hwaddr addr; | |
194 | unsigned int irq; | |
195 | } i2c_table[FSL_IMX25_NUM_I2CS] = { | |
196 | { FSL_IMX25_I2C1_ADDR, FSL_IMX25_I2C1_IRQ }, | |
197 | { FSL_IMX25_I2C2_ADDR, FSL_IMX25_I2C2_IRQ }, | |
198 | { FSL_IMX25_I2C3_ADDR, FSL_IMX25_I2C3_IRQ } | |
199 | }; | |
200 | ||
668f62ec | 201 | if (!sysbus_realize(SYS_BUS_DEVICE(&s->i2c[i]), errp)) { |
ee708c99 JCD |
202 | return; |
203 | } | |
204 | sysbus_mmio_map(SYS_BUS_DEVICE(&s->i2c[i]), 0, i2c_table[i].addr); | |
205 | sysbus_connect_irq(SYS_BUS_DEVICE(&s->i2c[i]), 0, | |
206 | qdev_get_gpio_in(DEVICE(&s->avic), | |
207 | i2c_table[i].irq)); | |
208 | } | |
209 | ||
6abc7158 JCD |
210 | /* Initialize all GPIOs */ |
211 | for (i = 0; i < FSL_IMX25_NUM_GPIOS; i++) { | |
212 | static const struct { | |
213 | hwaddr addr; | |
214 | unsigned int irq; | |
215 | } gpio_table[FSL_IMX25_NUM_GPIOS] = { | |
216 | { FSL_IMX25_GPIO1_ADDR, FSL_IMX25_GPIO1_IRQ }, | |
217 | { FSL_IMX25_GPIO2_ADDR, FSL_IMX25_GPIO2_IRQ }, | |
218 | { FSL_IMX25_GPIO3_ADDR, FSL_IMX25_GPIO3_IRQ }, | |
219 | { FSL_IMX25_GPIO4_ADDR, FSL_IMX25_GPIO4_IRQ } | |
220 | }; | |
221 | ||
668f62ec | 222 | if (!sysbus_realize(SYS_BUS_DEVICE(&s->gpio[i]), errp)) { |
6abc7158 JCD |
223 | return; |
224 | } | |
225 | sysbus_mmio_map(SYS_BUS_DEVICE(&s->gpio[i]), 0, gpio_table[i].addr); | |
226 | /* Connect GPIO IRQ to PIC */ | |
227 | sysbus_connect_irq(SYS_BUS_DEVICE(&s->gpio[i]), 0, | |
228 | qdev_get_gpio_in(DEVICE(&s->avic), | |
229 | gpio_table[i].irq)); | |
230 | } | |
231 | ||
bfae1772 GR |
232 | /* Initialize all SDHC */ |
233 | for (i = 0; i < FSL_IMX25_NUM_ESDHCS; i++) { | |
234 | static const struct { | |
235 | hwaddr addr; | |
236 | unsigned int irq; | |
237 | } esdhc_table[FSL_IMX25_NUM_ESDHCS] = { | |
238 | { FSL_IMX25_ESDHC1_ADDR, FSL_IMX25_ESDHC1_IRQ }, | |
239 | { FSL_IMX25_ESDHC2_ADDR, FSL_IMX25_ESDHC2_IRQ }, | |
240 | }; | |
241 | ||
5325cc34 | 242 | object_property_set_uint(OBJECT(&s->esdhc[i]), "sd-spec-version", 2, |
7cd1c981 | 243 | &error_abort); |
5325cc34 MA |
244 | object_property_set_uint(OBJECT(&s->esdhc[i]), "capareg", |
245 | IMX25_ESDHC_CAPABILITIES, &error_abort); | |
246 | object_property_set_uint(OBJECT(&s->esdhc[i]), "vendor", | |
247 | SDHCI_VENDOR_IMX, &error_abort); | |
668f62ec | 248 | if (!sysbus_realize(SYS_BUS_DEVICE(&s->esdhc[i]), errp)) { |
bfae1772 GR |
249 | return; |
250 | } | |
251 | sysbus_mmio_map(SYS_BUS_DEVICE(&s->esdhc[i]), 0, esdhc_table[i].addr); | |
252 | sysbus_connect_irq(SYS_BUS_DEVICE(&s->esdhc[i]), 0, | |
253 | qdev_get_gpio_in(DEVICE(&s->avic), | |
254 | esdhc_table[i].irq)); | |
255 | } | |
256 | ||
67f52ebe GR |
257 | /* USB */ |
258 | for (i = 0; i < FSL_IMX25_NUM_USBS; i++) { | |
259 | static const struct { | |
260 | hwaddr addr; | |
261 | unsigned int irq; | |
262 | } usb_table[FSL_IMX25_NUM_USBS] = { | |
263 | { FSL_IMX25_USB1_ADDR, FSL_IMX25_USB1_IRQ }, | |
264 | { FSL_IMX25_USB2_ADDR, FSL_IMX25_USB2_IRQ }, | |
265 | }; | |
266 | ||
db873cc5 | 267 | sysbus_realize(SYS_BUS_DEVICE(&s->usb[i]), &error_abort); |
67f52ebe GR |
268 | sysbus_mmio_map(SYS_BUS_DEVICE(&s->usb[i]), 0, usb_table[i].addr); |
269 | sysbus_connect_irq(SYS_BUS_DEVICE(&s->usb[i]), 0, | |
270 | qdev_get_gpio_in(DEVICE(&s->avic), | |
271 | usb_table[i].irq)); | |
272 | } | |
273 | ||
4f0aff00 | 274 | /* Watchdog */ |
5325cc34 | 275 | object_property_set_bool(OBJECT(&s->wdt), "pretimeout-support", true, |
4f0aff00 | 276 | &error_abort); |
db873cc5 | 277 | sysbus_realize(SYS_BUS_DEVICE(&s->wdt), &error_abort); |
4f0aff00 GR |
278 | sysbus_mmio_map(SYS_BUS_DEVICE(&s->wdt), 0, FSL_IMX25_WDT_ADDR); |
279 | sysbus_connect_irq(SYS_BUS_DEVICE(&s->wdt), 0, | |
280 | qdev_get_gpio_in(DEVICE(&s->avic), | |
281 | FSL_IMX25_WDT_IRQ)); | |
282 | ||
ee708c99 | 283 | /* initialize 2 x 16 KB ROM */ |
32b9523a PMD |
284 | memory_region_init_rom(&s->rom[0], OBJECT(dev), "imx25.rom0", |
285 | FSL_IMX25_ROM0_SIZE, &err); | |
ee708c99 JCD |
286 | if (err) { |
287 | error_propagate(errp, err); | |
288 | return; | |
289 | } | |
290 | memory_region_add_subregion(get_system_memory(), FSL_IMX25_ROM0_ADDR, | |
291 | &s->rom[0]); | |
32b9523a PMD |
292 | memory_region_init_rom(&s->rom[1], OBJECT(dev), "imx25.rom1", |
293 | FSL_IMX25_ROM1_SIZE, &err); | |
ee708c99 JCD |
294 | if (err) { |
295 | error_propagate(errp, err); | |
296 | return; | |
297 | } | |
298 | memory_region_add_subregion(get_system_memory(), FSL_IMX25_ROM1_ADDR, | |
299 | &s->rom[1]); | |
300 | ||
301 | /* initialize internal RAM (128 KB) */ | |
98a99ce0 | 302 | memory_region_init_ram(&s->iram, NULL, "imx25.iram", FSL_IMX25_IRAM_SIZE, |
ee708c99 JCD |
303 | &err); |
304 | if (err) { | |
305 | error_propagate(errp, err); | |
306 | return; | |
307 | } | |
308 | memory_region_add_subregion(get_system_memory(), FSL_IMX25_IRAM_ADDR, | |
309 | &s->iram); | |
ee708c99 JCD |
310 | |
311 | /* internal RAM (128 KB) is aliased over 128 MB - 128 KB */ | |
32b9523a | 312 | memory_region_init_alias(&s->iram_alias, OBJECT(dev), "imx25.iram_alias", |
ee708c99 JCD |
313 | &s->iram, 0, FSL_IMX25_IRAM_ALIAS_SIZE); |
314 | memory_region_add_subregion(get_system_memory(), FSL_IMX25_IRAM_ALIAS_ADDR, | |
315 | &s->iram_alias); | |
316 | } | |
317 | ||
318 | static void fsl_imx25_class_init(ObjectClass *oc, void *data) | |
319 | { | |
320 | DeviceClass *dc = DEVICE_CLASS(oc); | |
321 | ||
322 | dc->realize = fsl_imx25_realize; | |
eccfa35e | 323 | dc->desc = "i.MX25 SOC"; |
5e0c7044 TH |
324 | /* |
325 | * Reason: uses serial_hds in realize and the imx25 board does not | |
326 | * support multiple CPUs | |
327 | */ | |
328 | dc->user_creatable = false; | |
ee708c99 JCD |
329 | } |
330 | ||
331 | static const TypeInfo fsl_imx25_type_info = { | |
332 | .name = TYPE_FSL_IMX25, | |
333 | .parent = TYPE_DEVICE, | |
334 | .instance_size = sizeof(FslIMX25State), | |
335 | .instance_init = fsl_imx25_init, | |
336 | .class_init = fsl_imx25_class_init, | |
337 | }; | |
338 | ||
339 | static void fsl_imx25_register_types(void) | |
340 | { | |
341 | type_register_static(&fsl_imx25_type_info); | |
342 | } | |
343 | ||
344 | type_init(fsl_imx25_register_types) |