]> git.proxmox.com Git - mirror_qemu.git/blame - hw/arm/netduinoplus2.c
Merge tag 'for-upstream' of https://repo.or.cz/qemu/kevin into staging
[mirror_qemu.git] / hw / arm / netduinoplus2.c
CommitLineData
60d6c427
AF
1/*
2 * Netduino Plus 2 Machine Model
3 *
4 * Copyright (c) 2014 Alistair Francis <alistair@alistair23.me>
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 * of this software and associated documentation files (the "Software"), to deal
8 * in the Software without restriction, including without limitation the rights
9 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 * copies of the Software, and to permit persons to whom the Software is
11 * furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 * THE SOFTWARE.
23 */
24
25#include "qemu/osdep.h"
26#include "qapi/error.h"
27#include "hw/boards.h"
28#include "hw/qdev-properties.h"
66e6a438 29#include "hw/qdev-clock.h"
60d6c427
AF
30#include "qemu/error-report.h"
31#include "hw/arm/stm32f405_soc.h"
32#include "hw/arm/boot.h"
33
e7e5a959
PM
34/* Main SYSCLK frequency in Hz (168MHz) */
35#define SYSCLK_FRQ 168000000ULL
36
60d6c427
AF
37static void netduinoplus2_init(MachineState *machine)
38{
39 DeviceState *dev;
66e6a438 40 Clock *sysclk;
60d6c427 41
66e6a438
PM
42 /* This clock doesn't need migration because it is fixed-frequency */
43 sysclk = clock_new(OBJECT(machine), "SYSCLK");
44 clock_set_hz(sysclk, SYSCLK_FRQ);
45
3e80f690 46 dev = qdev_new(TYPE_STM32F405_SOC);
66e6a438 47 qdev_connect_clock_in(dev, "sysclk", sysclk);
3c6ef471 48 sysbus_realize_and_unref(SYS_BUS_DEVICE(dev), &error_fatal);
60d6c427
AF
49
50 armv7m_load_kernel(ARM_CPU(first_cpu),
51 machine->kernel_filename,
761c532a 52 0, FLASH_SIZE);
60d6c427
AF
53}
54
55static void netduinoplus2_machine_init(MachineClass *mc)
56{
e1b72c55
PMD
57 static const char * const valid_cpu_types[] = {
58 ARM_CPU_TYPE_NAME("cortex-m4"),
59 NULL
60 };
61
fd8f71b9 62 mc->desc = "Netduino Plus 2 Machine (Cortex-M4)";
60d6c427 63 mc->init = netduinoplus2_init;
e1b72c55 64 mc->valid_cpu_types = valid_cpu_types;
60d6c427
AF
65}
66
67DEFINE_MACHINE("netduinoplus2", netduinoplus2_machine_init)