]> git.proxmox.com Git - mirror_qemu.git/blame - hw/arm/omap2.c
projects / mirror_qemu.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
colo: claim in find_and_check_chardev
[mirror_qemu.git] / hw / arm / omap2.c
CommitLineData
827df9f3
AZ		 1/*
2 * TI OMAP processors emulation.
3 *
4 * Copyright (C) 2007-2008 Nokia Corporation
5 * Written by Andrzej Zaborowski <andrew@openedhand.com>
6 *
7 * This program is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU General Public License as
9 * published by the Free Software Foundation; either version 2 or
10 * (at your option) version 3 of the License.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
fad6cb1a 17 * You should have received a copy of the GNU General Public License along
8167ee88 18 * with this program; if not, see <http://www.gnu.org/licenses/>.
827df9f3 19 */
666daa68 20
12b16722 21#include "qemu/osdep.h"
da34e65c 22#include "qapi/error.h"
4771d756
PB		 23#include "qemu-common.h"
24#include "cpu.h"
fa1d36df 25#include "sysemu/block-backend.h"
9c17d615 26#include "sysemu/blockdev.h"
c8623c02 27#include "hw/boards.h"
83c9f4ca 28#include "hw/hw.h"
bd2be150 29#include "hw/arm/arm.h"
0d09e41a 30#include "hw/arm/omap.h"
9c17d615 31#include "sysemu/sysemu.h"
1de7afc9 32#include "qemu/timer.h"
dccfcd0e 33#include "sysemu/char.h"
0d09e41a
PB		 34#include "hw/block/flash.h"
35#include "hw/arm/soc_dma.h"
83c9f4ca 36#include "hw/sysbus.h"
99570a40 37#include "audio/audio.h"
827df9f3 38
99570a40
AZ		 39/* Enhanced Audio Controller (CODEC only) */
40struct omap_eac_s {
99570a40 41 qemu_irq irq;
9bac7d6c 42 MemoryRegion iomem;
99570a40
AZ		 43
44 uint16_t sysconfig;
45 uint8_t config[4];
46 uint8_t control;
47 uint8_t address;
48 uint16_t data;
49 uint8_t vtol;
50 uint8_t vtsl;
51 uint16_t mixer;
52 uint16_t gain[4];
53 uint8_t att;
54 uint16_t max[7];
55
56 struct {
57 qemu_irq txdrq;
58 qemu_irq rxdrq;
59 uint32_t (*txrx)(void *opaque, uint32_t, int);
60 void *opaque;
61
62#define EAC_BUF_LEN 1024
63 uint32_t rxbuf[EAC_BUF_LEN];
ab17b46d 64 int rxoff;
99570a40
AZ		 65 int rxlen;
66 int rxavail;
67 uint32_t txbuf[EAC_BUF_LEN];
68 int txlen;
69 int txavail;
70
71 int enable;
72 int rate;
73
74 uint16_t config[4];
75
76 /* These need to be moved to the actual codec */
77 QEMUSoundCard card;
78 SWVoiceIn *in_voice;
79 SWVoiceOut *out_voice;
80 int hw_enable;
81 } codec;
82
83 struct {
84 uint8_t control;
85 uint16_t config;
86 } modem, bt;
87};
88
89static inline void omap_eac_interrupt_update(struct omap_eac_s *s)
90{
91 qemu_set_irq(s->irq, (s->codec.config[1] >> 14) & 1); /* AURDI */
92}
93
94static inline void omap_eac_in_dmarequest_update(struct omap_eac_s *s)
95{
ab17b46d 96 qemu_set_irq(s->codec.rxdrq, (s->codec.rxavail || s->codec.rxlen) &&
99570a40
AZ		 97 ((s->codec.config[1] >> 12) & 1)); /* DMAREN */
98}
99
100static inline void omap_eac_out_dmarequest_update(struct omap_eac_s *s)
101{
102 qemu_set_irq(s->codec.txdrq, s->codec.txlen < s->codec.txavail &&
103 ((s->codec.config[1] >> 11) & 1)); /* DMAWEN */
104}
105
106static inline void omap_eac_in_refill(struct omap_eac_s *s)
107{
ab17b46d
AZ		 108 int left = MIN(EAC_BUF_LEN - s->codec.rxlen, s->codec.rxavail) << 2;
109 int start = ((s->codec.rxoff + s->codec.rxlen) & (EAC_BUF_LEN - 1)) << 2;
110 int leftwrap = MIN(left, (EAC_BUF_LEN << 2) - start);
111 int recv = 1;
112 uint8_t *buf = (uint8_t *) s->codec.rxbuf + start;
113
114 left -= leftwrap;
115 start = 0;
116 while (leftwrap && (recv = AUD_read(s->codec.in_voice, buf + start,
117 leftwrap)) > 0) { /* Be defensive */
118 start += recv;
119 leftwrap -= recv;
120 }
121 if (recv <= 0)
122 s->codec.rxavail = 0;
123 else
124 s->codec.rxavail -= start >> 2;
125 s->codec.rxlen += start >> 2;
126
127 if (recv > 0 && left > 0) {
128 start = 0;
129 while (left && (recv = AUD_read(s->codec.in_voice,
130 (uint8_t *) s->codec.rxbuf + start,
131 left)) > 0) { /* Be defensive */
132 start += recv;
133 left -= recv;
134 }
135 if (recv <= 0)
136 s->codec.rxavail = 0;
137 else
138 s->codec.rxavail -= start >> 2;
139 s->codec.rxlen += start >> 2;
140 }
99570a40
AZ		 141}
142
143static inline void omap_eac_out_empty(struct omap_eac_s *s)
144{
ab17b46d
AZ		 145 int left = s->codec.txlen << 2;
146 int start = 0;
147 int sent = 1;
148
149 while (left && (sent = AUD_write(s->codec.out_voice,
150 (uint8_t *) s->codec.txbuf + start,
151 left)) > 0) { /* Be defensive */
152 start += sent;
153 left -= sent;
154 }
99570a40 155
ab17b46d
AZ		 156 if (!sent) {
157 s->codec.txavail = 0;
158 omap_eac_out_dmarequest_update(s);
159 }
99570a40 160
ab17b46d
AZ		 161 if (start)
162 s->codec.txlen = 0;
99570a40
AZ		 163}
164
165static void omap_eac_in_cb(void *opaque, int avail_b)
166{
167 struct omap_eac_s *s = (struct omap_eac_s *) opaque;
168
169 s->codec.rxavail = avail_b >> 2;
ab17b46d 170 omap_eac_in_refill(s);
99570a40 171 /* TODO: possibly discard current buffer if overrun */
ab17b46d 172 omap_eac_in_dmarequest_update(s);
99570a40
AZ		 173}
174
175static void omap_eac_out_cb(void *opaque, int free_b)
176{
177 struct omap_eac_s *s = (struct omap_eac_s *) opaque;
178
179 s->codec.txavail = free_b >> 2;
ab17b46d
AZ		 180 if (s->codec.txlen)
181 omap_eac_out_empty(s);
182 else
183 omap_eac_out_dmarequest_update(s);
99570a40
AZ		 184}
185
186static void omap_eac_enable_update(struct omap_eac_s *s)
187{
188 s->codec.enable = !(s->codec.config[1] & 1) && /* EACPWD */
189 (s->codec.config[1] & 2) && /* AUDEN */
190 s->codec.hw_enable;
191}
192
193static const int omap_eac_fsint[4] = {
194 8000,
195 11025,
196 22050,
197 44100,
198};
199
200static const int omap_eac_fsint2[8] = {
201 8000,
202 11025,
203 22050,
204 44100,
205 48000,
206 0, 0, 0,
207};
208
209static const int omap_eac_fsint3[16] = {
210 8000,
211 11025,
212 16000,
213 22050,
214 24000,
215 32000,
216 44100,
217 48000,
218 0, 0, 0, 0, 0, 0, 0, 0,
219};
220
221static void omap_eac_rate_update(struct omap_eac_s *s)
222{
223 int fsint[3];
224
225 fsint[2] = (s->codec.config[3] >> 9) & 0xf;
226 fsint[1] = (s->codec.config[2] >> 0) & 0x7;
227 fsint[0] = (s->codec.config[0] >> 6) & 0x3;
228 if (fsint[2] < 0xf)
229 s->codec.rate = omap_eac_fsint3[fsint[2]];
230 else if (fsint[1] < 0x7)
231 s->codec.rate = omap_eac_fsint2[fsint[1]];
232 else
233 s->codec.rate = omap_eac_fsint[fsint[0]];
234}
235
236static void omap_eac_volume_update(struct omap_eac_s *s)
237{
238 /* TODO */
239}
240
241static void omap_eac_format_update(struct omap_eac_s *s)
242{
1ea879e5 243 struct audsettings fmt;
99570a40 244
ab17b46d
AZ		 245 /* The hardware buffers at most one sample */
246 if (s->codec.rxlen)
247 s->codec.rxlen = 1;
99570a40
AZ		 248
249 if (s->codec.in_voice) {
250 AUD_set_active_in(s->codec.in_voice, 0);
251 AUD_close_in(&s->codec.card, s->codec.in_voice);
b9d38e95 252 s->codec.in_voice = NULL;
99570a40
AZ		 253 }
254 if (s->codec.out_voice) {
ab17b46d 255 omap_eac_out_empty(s);
99570a40
AZ		 256 AUD_set_active_out(s->codec.out_voice, 0);
257 AUD_close_out(&s->codec.card, s->codec.out_voice);
b9d38e95 258 s->codec.out_voice = NULL;
ab17b46d 259 s->codec.txavail = 0;
99570a40 260 }
ab17b46d
AZ		 261 /* Discard what couldn't be written */
262 s->codec.txlen = 0;
99570a40
AZ		 263
264 omap_eac_enable_update(s);
265 if (!s->codec.enable)
266 return;
267
268 omap_eac_rate_update(s);
269 fmt.endianness = ((s->codec.config[0] >> 8) & 1); /* LI_BI */
270 fmt.nchannels = ((s->codec.config[0] >> 10) & 1) ? 2 : 1; /* MN_ST */
271 fmt.freq = s->codec.rate;
272 /* TODO: signedness possibly depends on the CODEC hardware - or
273 * does I2S specify it? */
274 /* All register writes are 16 bits so we we store 16-bit samples
275 * in the buffers regardless of AGCFR[B8_16] value. */
276 fmt.fmt = AUD_FMT_U16;
277
278 s->codec.in_voice = AUD_open_in(&s->codec.card, s->codec.in_voice,
279 "eac.codec.in", s, omap_eac_in_cb, &fmt);
280 s->codec.out_voice = AUD_open_out(&s->codec.card, s->codec.out_voice,
281 "eac.codec.out", s, omap_eac_out_cb, &fmt);
282
283 omap_eac_volume_update(s);
284
285 AUD_set_active_in(s->codec.in_voice, 1);
286 AUD_set_active_out(s->codec.out_voice, 1);
287}
288
289static void omap_eac_reset(struct omap_eac_s *s)
290{
291 s->sysconfig = 0;
292 s->config[0] = 0x0c;
293 s->config[1] = 0x09;
294 s->config[2] = 0xab;
295 s->config[3] = 0x03;
296 s->control = 0x00;
297 s->address = 0x00;
298 s->data = 0x0000;
299 s->vtol = 0x00;
300 s->vtsl = 0x00;
301 s->mixer = 0x0000;
302 s->gain[0] = 0xe7e7;
303 s->gain[1] = 0x6767;
304 s->gain[2] = 0x6767;
305 s->gain[3] = 0x6767;
306 s->att = 0xce;
307 s->max[0] = 0;
308 s->max[1] = 0;
309 s->max[2] = 0;
310 s->max[3] = 0;
311 s->max[4] = 0;
312 s->max[5] = 0;
313 s->max[6] = 0;
314
315 s->modem.control = 0x00;
316 s->modem.config = 0x0000;
317 s->bt.control = 0x00;
318 s->bt.config = 0x0000;
319 s->codec.config[0] = 0x0649;
320 s->codec.config[1] = 0x0000;
321 s->codec.config[2] = 0x0007;
322 s->codec.config[3] = 0x1ffc;
ab17b46d 323 s->codec.rxoff = 0;
99570a40
AZ		 324 s->codec.rxlen = 0;
325 s->codec.txlen = 0;
326 s->codec.rxavail = 0;
327 s->codec.txavail = 0;
328
329 omap_eac_format_update(s);
330 omap_eac_interrupt_update(s);
331}
332
a8170e5e 333static uint64_t omap_eac_read(void *opaque, hwaddr addr,
9bac7d6c 334 unsigned size)
99570a40
AZ		 335{
336 struct omap_eac_s *s = (struct omap_eac_s *) opaque;
ab17b46d 337 uint32_t ret;
99570a40 338
9bac7d6c
AK		 339 if (size != 2) {
340 return omap_badwidth_read16(opaque, addr);
341 }
342
8da3ff18 343 switch (addr) {
99570a40
AZ		 344 case 0x000: /* CPCFR1 */
345 return s->config[0];
346 case 0x004: /* CPCFR2 */
347 return s->config[1];
348 case 0x008: /* CPCFR3 */
349 return s->config[2];
350 case 0x00c: /* CPCFR4 */
351 return s->config[3];
352
353 case 0x010: /* CPTCTL */
354 return s->control | ((s->codec.rxavail + s->codec.rxlen > 0) << 7) |
355 ((s->codec.txlen < s->codec.txavail) << 5);
356
357 case 0x014: /* CPTTADR */
358 return s->address;
359 case 0x018: /* CPTDATL */
360 return s->data & 0xff;
361 case 0x01c: /* CPTDATH */
362 return s->data >> 8;
363 case 0x020: /* CPTVSLL */
364 return s->vtol;
365 case 0x024: /* CPTVSLH */
366 return s->vtsl | (3 << 5); /* CRDY1 | CRDY2 */
367 case 0x040: /* MPCTR */
368 return s->modem.control;
369 case 0x044: /* MPMCCFR */
370 return s->modem.config;
371 case 0x060: /* BPCTR */
372 return s->bt.control;
373 case 0x064: /* BPMCCFR */
374 return s->bt.config;
375 case 0x080: /* AMSCFR */
376 return s->mixer;
377 case 0x084: /* AMVCTR */
378 return s->gain[0];
379 case 0x088: /* AM1VCTR */
380 return s->gain[1];
381 case 0x08c: /* AM2VCTR */
382 return s->gain[2];
383 case 0x090: /* AM3VCTR */
384 return s->gain[3];
385 case 0x094: /* ASTCTR */
386 return s->att;
387 case 0x098: /* APD1LCR */
388 return s->max[0];
389 case 0x09c: /* APD1RCR */
390 return s->max[1];
391 case 0x0a0: /* APD2LCR */
392 return s->max[2];
393 case 0x0a4: /* APD2RCR */
394 return s->max[3];
395 case 0x0a8: /* APD3LCR */
396 return s->max[4];
397 case 0x0ac: /* APD3RCR */
398 return s->max[5];
399 case 0x0b0: /* APD4R */
400 return s->max[6];
401 case 0x0b4: /* ADWR */
402 /* This should be write-only? Docs list it as read-only. */
403 return 0x0000;
404 case 0x0b8: /* ADRDR */
ab17b46d
AZ		 405 if (likely(s->codec.rxlen > 1)) {
406 ret = s->codec.rxbuf[s->codec.rxoff ++];
407 s->codec.rxlen --;
408 s->codec.rxoff &= EAC_BUF_LEN - 1;
409 return ret;
410 } else if (s->codec.rxlen) {
411 ret = s->codec.rxbuf[s->codec.rxoff ++];
412 s->codec.rxlen --;
413 s->codec.rxoff &= EAC_BUF_LEN - 1;
99570a40
AZ		 414 if (s->codec.rxavail)
415 omap_eac_in_refill(s);
ab17b46d
AZ		 416 omap_eac_in_dmarequest_update(s);
417 return ret;
99570a40
AZ		 418 }
419 return 0x0000;
420 case 0x0bc: /* AGCFR */
421 return s->codec.config[0];
422 case 0x0c0: /* AGCTR */
423 return s->codec.config[1] | ((s->codec.config[1] & 2) << 14);
424 case 0x0c4: /* AGCFR2 */
425 return s->codec.config[2];
426 case 0x0c8: /* AGCFR3 */
427 return s->codec.config[3];
428 case 0x0cc: /* MBPDMACTR */
429 case 0x0d0: /* MPDDMARR */
430 case 0x0d8: /* MPUDMARR */
431 case 0x0e4: /* BPDDMARR */
432 case 0x0ec: /* BPUDMARR */
433 return 0x0000;
434
435 case 0x100: /* VERSION_NUMBER */
436 return 0x0010;
437
438 case 0x104: /* SYSCONFIG */
439 return s->sysconfig;
440
441 case 0x108: /* SYSSTATUS */
442 return 1 | 0xe; /* RESETDONE | stuff */
443 }
444
445 OMAP_BAD_REG(addr);
446 return 0;
447}
448
a8170e5e 449static void omap_eac_write(void *opaque, hwaddr addr,
9bac7d6c 450 uint64_t value, unsigned size)
99570a40
AZ		 451{
452 struct omap_eac_s *s = (struct omap_eac_s *) opaque;
99570a40 453
9bac7d6c 454 if (size != 2) {
77a8257e
SW		 455 omap_badwidth_write16(opaque, addr, value);
456 return;
9bac7d6c
AK		 457 }
458
8da3ff18 459 switch (addr) {
99570a40
AZ		 460 case 0x098: /* APD1LCR */
461 case 0x09c: /* APD1RCR */
462 case 0x0a0: /* APD2LCR */
463 case 0x0a4: /* APD2RCR */
464 case 0x0a8: /* APD3LCR */
465 case 0x0ac: /* APD3RCR */
466 case 0x0b0: /* APD4R */
467 case 0x0b8: /* ADRDR */
468 case 0x0d0: /* MPDDMARR */
469 case 0x0d8: /* MPUDMARR */
470 case 0x0e4: /* BPDDMARR */
471 case 0x0ec: /* BPUDMARR */
472 case 0x100: /* VERSION_NUMBER */
473 case 0x108: /* SYSSTATUS */
474 OMAP_RO_REG(addr);
475 return;
476
477 case 0x000: /* CPCFR1 */
478 s->config[0] = value & 0xff;
479 omap_eac_format_update(s);
480 break;
481 case 0x004: /* CPCFR2 */
482 s->config[1] = value & 0xff;
483 omap_eac_format_update(s);
484 break;
485 case 0x008: /* CPCFR3 */
486 s->config[2] = value & 0xff;
487 omap_eac_format_update(s);
488 break;
489 case 0x00c: /* CPCFR4 */
490 s->config[3] = value & 0xff;
491 omap_eac_format_update(s);
492 break;
493
494 case 0x010: /* CPTCTL */
495 /* Assuming TXF and TXE bits are read-only... */
496 s->control = value & 0x5f;
497 omap_eac_interrupt_update(s);
498 break;
499
500 case 0x014: /* CPTTADR */
501 s->address = value & 0xff;
502 break;
503 case 0x018: /* CPTDATL */
504 s->data &= 0xff00;
505 s->data |= value & 0xff;
506 break;
507 case 0x01c: /* CPTDATH */
508 s->data &= 0x00ff;
509 s->data |= value << 8;
510 break;
511 case 0x020: /* CPTVSLL */
512 s->vtol = value & 0xf8;
513 break;
514 case 0x024: /* CPTVSLH */
515 s->vtsl = value & 0x9f;
516 break;
517 case 0x040: /* MPCTR */
518 s->modem.control = value & 0x8f;
519 break;
520 case 0x044: /* MPMCCFR */
521 s->modem.config = value & 0x7fff;
522 break;
523 case 0x060: /* BPCTR */
524 s->bt.control = value & 0x8f;
525 break;
526 case 0x064: /* BPMCCFR */
527 s->bt.config = value & 0x7fff;
528 break;
529 case 0x080: /* AMSCFR */
530 s->mixer = value & 0x0fff;
531 break;
532 case 0x084: /* AMVCTR */
533 s->gain[0] = value & 0xffff;
534 break;
535 case 0x088: /* AM1VCTR */
536 s->gain[1] = value & 0xff7f;
537 break;
538 case 0x08c: /* AM2VCTR */
539 s->gain[2] = value & 0xff7f;
540 break;
541 case 0x090: /* AM3VCTR */
542 s->gain[3] = value & 0xff7f;
543 break;
544 case 0x094: /* ASTCTR */
545 s->att = value & 0xff;
546 break;
547
548 case 0x0b4: /* ADWR */
549 s->codec.txbuf[s->codec.txlen ++] = value;
550 if (unlikely(s->codec.txlen == EAC_BUF_LEN ||
551 s->codec.txlen == s->codec.txavail)) {
552 if (s->codec.txavail)
553 omap_eac_out_empty(s);
ab17b46d
AZ		 554 /* Discard what couldn't be written */
555 s->codec.txlen = 0;
99570a40
AZ		 556 }
557 break;
558
559 case 0x0bc: /* AGCFR */
560 s->codec.config[0] = value & 0x07ff;
561 omap_eac_format_update(s);
562 break;
563 case 0x0c0: /* AGCTR */
564 s->codec.config[1] = value & 0x780f;
565 omap_eac_format_update(s);
566 break;
567 case 0x0c4: /* AGCFR2 */
568 s->codec.config[2] = value & 0x003f;
569 omap_eac_format_update(s);
570 break;
571 case 0x0c8: /* AGCFR3 */
572 s->codec.config[3] = value & 0xffff;
573 omap_eac_format_update(s);
574 break;
575 case 0x0cc: /* MBPDMACTR */
576 case 0x0d4: /* MPDDMAWR */
577 case 0x0e0: /* MPUDMAWR */
578 case 0x0e8: /* BPDDMAWR */
579 case 0x0f0: /* BPUDMAWR */
580 break;
581
582 case 0x104: /* SYSCONFIG */
583 if (value & (1 << 1)) /* SOFTRESET */
584 omap_eac_reset(s);
585 s->sysconfig = value & 0x31d;
586 break;
587
588 default:
589 OMAP_BAD_REG(addr);
590 return;
591 }
592}
593
9bac7d6c
AK		 594static const MemoryRegionOps omap_eac_ops = {
595 .read = omap_eac_read,
596 .write = omap_eac_write,
597 .endianness = DEVICE_NATIVE_ENDIAN,
99570a40
AZ		 598};
599
c1ff227b 600static struct omap_eac_s *omap_eac_init(struct omap_target_agent_s *ta,
99570a40
AZ		 601 qemu_irq irq, qemu_irq *drq, omap_clk fclk, omap_clk iclk)
602{
b45c03f5 603 struct omap_eac_s *s = g_new0(struct omap_eac_s, 1);
99570a40
AZ		 604
605 s->irq = irq;
606 s->codec.rxdrq = *drq ++;
22ed1d34 607 s->codec.txdrq = *drq;
99570a40
AZ		 608 omap_eac_reset(s);
609
1a7dafce 610 AUD_register_card("OMAP EAC", &s->codec.card);
99570a40 611
2c9b15ca 612 memory_region_init_io(&s->iomem, NULL, &omap_eac_ops, s, "omap.eac",
9bac7d6c 613 omap_l4_region_size(ta, 0));
f44336c5 614 omap_l4_attach(ta, 0, &s->iomem);
99570a40
AZ		 615
616 return s;
617}
618
54585ffe
AZ		 619/* STI/XTI (emulation interface) console - reverse engineered only */
620struct omap_sti_s {
54585ffe 621 qemu_irq irq;
9bac7d6c
AK		 622 MemoryRegion iomem;
623 MemoryRegion iomem_fifo;
32a6ebec 624 CharBackend chr;
54585ffe
AZ		 625
626 uint32_t sysconfig;
627 uint32_t systest;
628 uint32_t irqst;
629 uint32_t irqen;
630 uint32_t clkcontrol;
631 uint32_t serial_config;
632};
633
634#define STI_TRACE_CONSOLE_CHANNEL 239
635#define STI_TRACE_CONTROL_CHANNEL 253
636
637static inline void omap_sti_interrupt_update(struct omap_sti_s *s)
638{
639 qemu_set_irq(s->irq, s->irqst & s->irqen);
640}
641
642static void omap_sti_reset(struct omap_sti_s *s)
643{
644 s->sysconfig = 0;
645 s->irqst = 0;
646 s->irqen = 0;
647 s->clkcontrol = 0;
648 s->serial_config = 0;
649
650 omap_sti_interrupt_update(s);
651}
652
a8170e5e 653static uint64_t omap_sti_read(void *opaque, hwaddr addr,
9bac7d6c 654 unsigned size)
54585ffe
AZ		 655{
656 struct omap_sti_s *s = (struct omap_sti_s *) opaque;
54585ffe 657
9bac7d6c
AK		 658 if (size != 4) {
659 return omap_badwidth_read32(opaque, addr);
660 }
661
8da3ff18 662 switch (addr) {
54585ffe
AZ		 663 case 0x00: /* STI_REVISION */
664 return 0x10;
665
666 case 0x10: /* STI_SYSCONFIG */
667 return s->sysconfig;
668
669 case 0x14: /* STI_SYSSTATUS / STI_RX_STATUS / XTI_SYSSTATUS */
670 return 0x00;
671
672 case 0x18: /* STI_IRQSTATUS */
673 return s->irqst;
674
675 case 0x1c: /* STI_IRQSETEN / STI_IRQCLREN */
676 return s->irqen;
677
678 case 0x24: /* STI_ER / STI_DR / XTI_TRACESELECT */
679 case 0x28: /* STI_RX_DR / XTI_RXDATA */
e927bb00
AZ		 680 /* TODO */
681 return 0;
54585ffe
AZ		 682
683 case 0x2c: /* STI_CLK_CTRL / XTI_SCLKCRTL */
684 return s->clkcontrol;
685
686 case 0x30: /* STI_SERIAL_CFG / XTI_SCONFIG */
687 return s->serial_config;
688 }
689
690 OMAP_BAD_REG(addr);
691 return 0;
692}
693
a8170e5e 694static void omap_sti_write(void *opaque, hwaddr addr,
9bac7d6c 695 uint64_t value, unsigned size)
54585ffe
AZ		 696{
697 struct omap_sti_s *s = (struct omap_sti_s *) opaque;
54585ffe 698
9bac7d6c 699 if (size != 4) {
77a8257e
SW		 700 omap_badwidth_write32(opaque, addr, value);
701 return;
9bac7d6c
AK		 702 }
703
8da3ff18 704 switch (addr) {
54585ffe
AZ		 705 case 0x00: /* STI_REVISION */
706 case 0x14: /* STI_SYSSTATUS / STI_RX_STATUS / XTI_SYSSTATUS */
707 OMAP_RO_REG(addr);
708 return;
709
710 case 0x10: /* STI_SYSCONFIG */
711 if (value & (1 << 1)) /* SOFTRESET */
712 omap_sti_reset(s);
713 s->sysconfig = value & 0xfe;
714 break;
715
716 case 0x18: /* STI_IRQSTATUS */
717 s->irqst &= ~value;
718 omap_sti_interrupt_update(s);
719 break;
720
721 case 0x1c: /* STI_IRQSETEN / STI_IRQCLREN */
722 s->irqen = value & 0xffff;
723 omap_sti_interrupt_update(s);
724 break;
725
726 case 0x2c: /* STI_CLK_CTRL / XTI_SCLKCRTL */
727 s->clkcontrol = value & 0xff;
728 break;
729
730 case 0x30: /* STI_SERIAL_CFG / XTI_SCONFIG */
731 s->serial_config = value & 0xff;
732 break;
733
734 case 0x24: /* STI_ER / STI_DR / XTI_TRACESELECT */
735 case 0x28: /* STI_RX_DR / XTI_RXDATA */
e927bb00
AZ		 736 /* TODO */
737 return;
738
54585ffe
AZ		 739 default:
740 OMAP_BAD_REG(addr);
741 return;
742 }
743}
744
9bac7d6c
AK		 745static const MemoryRegionOps omap_sti_ops = {
746 .read = omap_sti_read,
747 .write = omap_sti_write,
748 .endianness = DEVICE_NATIVE_ENDIAN,
54585ffe
AZ		 749};
750
a8170e5e 751static uint64_t omap_sti_fifo_read(void *opaque, hwaddr addr,
9bac7d6c 752 unsigned size)
54585ffe
AZ		 753{
754 OMAP_BAD_REG(addr);
755 return 0;
756}
757
a8170e5e 758static void omap_sti_fifo_write(void *opaque, hwaddr addr,
9bac7d6c 759 uint64_t value, unsigned size)
54585ffe
AZ		 760{
761 struct omap_sti_s *s = (struct omap_sti_s *) opaque;
8da3ff18 762 int ch = addr >> 6;
54585ffe
AZ		 763 uint8_t byte = value;
764
9bac7d6c 765 if (size != 1) {
77a8257e
SW		 766 omap_badwidth_write8(opaque, addr, size);
767 return;
9bac7d6c
AK		 768 }
769
54585ffe
AZ		 770 if (ch == STI_TRACE_CONTROL_CHANNEL) {
771 /* Flush channel <i>value</i>. */
6ab3fc32
DB		 772 /* XXX this blocks entire thread. Rewrite to use
773 * qemu_chr_fe_write and background I/O callbacks */
32a6ebec 774 qemu_chr_fe_write_all(s->chr.chr, (const uint8_t *) "\r", 1);
54585ffe
AZ		 775 } else if (ch == STI_TRACE_CONSOLE_CHANNEL || 1) {
776 if (value == 0xc0 || value == 0xc3) {
777 /* Open channel <i>ch</i>. */
778 } else if (value == 0x00)
32a6ebec 779 qemu_chr_fe_write_all(s->chr.chr, (const uint8_t *) "\n", 1);
54585ffe 780 else
32a6ebec 781 qemu_chr_fe_write_all(s->chr.chr, &byte, 1);
54585ffe
AZ		 782 }
783}
784
9bac7d6c
AK		 785static const MemoryRegionOps omap_sti_fifo_ops = {
786 .read = omap_sti_fifo_read,
787 .write = omap_sti_fifo_write,
788 .endianness = DEVICE_NATIVE_ENDIAN,
54585ffe
AZ		 789};
790
b1d8e52e 791static struct omap_sti_s *omap_sti_init(struct omap_target_agent_s *ta,
9bac7d6c 792 MemoryRegion *sysmem,
a8170e5e 793 hwaddr channel_base, qemu_irq irq, omap_clk clk,
54585ffe
AZ		 794 CharDriverState *chr)
795{
b45c03f5 796 struct omap_sti_s *s = g_new0(struct omap_sti_s, 1);
54585ffe
AZ		 797
798 s->irq = irq;
799 omap_sti_reset(s);
800
32a6ebec
MAL		 801 qemu_chr_fe_init(&s->chr, chr ?: qemu_chr_new("null", "null"),
802 &error_abort);
54585ffe 803
2c9b15ca 804 memory_region_init_io(&s->iomem, NULL, &omap_sti_ops, s, "omap.sti",
9bac7d6c 805 omap_l4_region_size(ta, 0));
f44336c5 806 omap_l4_attach(ta, 0, &s->iomem);
54585ffe 807
2c9b15ca 808 memory_region_init_io(&s->iomem_fifo, NULL, &omap_sti_fifo_ops, s,
9bac7d6c
AK		 809 "omap.sti.fifo", 0x10000);
810 memory_region_add_subregion(sysmem, channel_base, &s->iomem_fifo);
54585ffe
AZ		 811
812 return s;
813}
814
827df9f3 815/* L4 Interconnect */
827df9f3
AZ		 816#define L4TA(n) (n)
817#define L4TAO(n) ((n) + 39)
818
2c1d9ecb 819static const struct omap_l4_region_s omap_l4_region[125] = {
827df9f3
AZ		 820 [ 1] = { 0x40800, 0x800, 32 }, /* Initiator agent */
821 [ 2] = { 0x41000, 0x1000, 32 }, /* Link agent */
822 [ 0] = { 0x40000, 0x800, 32 }, /* Address and protection */
823 [ 3] = { 0x00000, 0x1000, 32 | 16 | 8 }, /* System Control and Pinout */
824 [ 4] = { 0x01000, 0x1000, 32 | 16 | 8 }, /* L4TAO1 */
825 [ 5] = { 0x04000, 0x1000, 32 | 16 }, /* 32K Timer */
826 [ 6] = { 0x05000, 0x1000, 32 | 16 | 8 }, /* L4TAO2 */
827 [ 7] = { 0x08000, 0x800, 32 }, /* PRCM Region A */
828 [ 8] = { 0x08800, 0x800, 32 }, /* PRCM Region B */
829 [ 9] = { 0x09000, 0x1000, 32 | 16 | 8 }, /* L4TAO */
830 [ 10] = { 0x12000, 0x1000, 32 | 16 | 8 }, /* Test (BCM) */
831 [ 11] = { 0x13000, 0x1000, 32 | 16 | 8 }, /* L4TA1 */
832 [ 12] = { 0x14000, 0x1000, 32 }, /* Test/emulation (TAP) */
833 [ 13] = { 0x15000, 0x1000, 32 | 16 | 8 }, /* L4TA2 */
834 [ 14] = { 0x18000, 0x1000, 32 | 16 | 8 }, /* GPIO1 */
835 [ 16] = { 0x1a000, 0x1000, 32 | 16 | 8 }, /* GPIO2 */
836 [ 18] = { 0x1c000, 0x1000, 32 | 16 | 8 }, /* GPIO3 */
837 [ 19] = { 0x1e000, 0x1000, 32 | 16 | 8 }, /* GPIO4 */
838 [ 15] = { 0x19000, 0x1000, 32 | 16 | 8 }, /* Quad GPIO TOP */
839 [ 17] = { 0x1b000, 0x1000, 32 | 16 | 8 }, /* L4TA3 */
840 [ 20] = { 0x20000, 0x1000, 32 | 16 | 8 }, /* WD Timer 1 (Secure) */
841 [ 22] = { 0x22000, 0x1000, 32 | 16 | 8 }, /* WD Timer 2 (OMAP) */
842 [ 21] = { 0x21000, 0x1000, 32 | 16 | 8 }, /* Dual WD timer TOP */
843 [ 23] = { 0x23000, 0x1000, 32 | 16 | 8 }, /* L4TA4 */
844 [ 24] = { 0x28000, 0x1000, 32 | 16 | 8 }, /* GP Timer 1 */
845 [ 25] = { 0x29000, 0x1000, 32 | 16 | 8 }, /* L4TA7 */
846 [ 26] = { 0x48000, 0x2000, 32 | 16 | 8 }, /* Emulation (ARM11ETB) */
847 [ 27] = { 0x4a000, 0x1000, 32 | 16 | 8 }, /* L4TA9 */
848 [ 28] = { 0x50000, 0x400, 32 | 16 | 8 }, /* Display top */
849 [ 29] = { 0x50400, 0x400, 32 | 16 | 8 }, /* Display control */
850 [ 30] = { 0x50800, 0x400, 32 | 16 | 8 }, /* Display RFBI */
851 [ 31] = { 0x50c00, 0x400, 32 | 16 | 8 }, /* Display encoder */
852 [ 32] = { 0x51000, 0x1000, 32 | 16 | 8 }, /* L4TA10 */
853 [ 33] = { 0x52000, 0x400, 32 | 16 | 8 }, /* Camera top */
854 [ 34] = { 0x52400, 0x400, 32 | 16 | 8 }, /* Camera core */
855 [ 35] = { 0x52800, 0x400, 32 | 16 | 8 }, /* Camera DMA */
856 [ 36] = { 0x52c00, 0x400, 32 | 16 | 8 }, /* Camera MMU */
857 [ 37] = { 0x53000, 0x1000, 32 | 16 | 8 }, /* L4TA11 */
858 [ 38] = { 0x56000, 0x1000, 32 | 16 | 8 }, /* sDMA */
859 [ 39] = { 0x57000, 0x1000, 32 | 16 | 8 }, /* L4TA12 */
860 [ 40] = { 0x58000, 0x1000, 32 | 16 | 8 }, /* SSI top */
861 [ 41] = { 0x59000, 0x1000, 32 | 16 | 8 }, /* SSI GDD */
862 [ 42] = { 0x5a000, 0x1000, 32 | 16 | 8 }, /* SSI Port1 */
863 [ 43] = { 0x5b000, 0x1000, 32 | 16 | 8 }, /* SSI Port2 */
864 [ 44] = { 0x5c000, 0x1000, 32 | 16 | 8 }, /* L4TA13 */
865 [ 45] = { 0x5e000, 0x1000, 32 | 16 | 8 }, /* USB OTG */
866 [ 46] = { 0x5f000, 0x1000, 32 | 16 | 8 }, /* L4TAO4 */
867 [ 47] = { 0x60000, 0x1000, 32 | 16 | 8 }, /* Emulation (WIN_TRACER1SDRC) */
868 [ 48] = { 0x61000, 0x1000, 32 | 16 | 8 }, /* L4TA14 */
869 [ 49] = { 0x62000, 0x1000, 32 | 16 | 8 }, /* Emulation (WIN_TRACER2GPMC) */
870 [ 50] = { 0x63000, 0x1000, 32 | 16 | 8 }, /* L4TA15 */
871 [ 51] = { 0x64000, 0x1000, 32 | 16 | 8 }, /* Emulation (WIN_TRACER3OCM) */
872 [ 52] = { 0x65000, 0x1000, 32 | 16 | 8 }, /* L4TA16 */
873 [ 53] = { 0x66000, 0x300, 32 | 16 | 8 }, /* Emulation (WIN_TRACER4L4) */
874 [ 54] = { 0x67000, 0x1000, 32 | 16 | 8 }, /* L4TA17 */
875 [ 55] = { 0x68000, 0x1000, 32 | 16 | 8 }, /* Emulation (XTI) */
876 [ 56] = { 0x69000, 0x1000, 32 | 16 | 8 }, /* L4TA18 */
877 [ 57] = { 0x6a000, 0x1000, 16 | 8 }, /* UART1 */
878 [ 58] = { 0x6b000, 0x1000, 32 | 16 | 8 }, /* L4TA19 */
879 [ 59] = { 0x6c000, 0x1000, 16 | 8 }, /* UART2 */
880 [ 60] = { 0x6d000, 0x1000, 32 | 16 | 8 }, /* L4TA20 */
881 [ 61] = { 0x6e000, 0x1000, 16 | 8 }, /* UART3 */
882 [ 62] = { 0x6f000, 0x1000, 32 | 16 | 8 }, /* L4TA21 */
883 [ 63] = { 0x70000, 0x1000, 16 }, /* I2C1 */
884 [ 64] = { 0x71000, 0x1000, 32 | 16 | 8 }, /* L4TAO5 */
885 [ 65] = { 0x72000, 0x1000, 16 }, /* I2C2 */
886 [ 66] = { 0x73000, 0x1000, 32 | 16 | 8 }, /* L4TAO6 */
887 [ 67] = { 0x74000, 0x1000, 16 }, /* McBSP1 */
888 [ 68] = { 0x75000, 0x1000, 32 | 16 | 8 }, /* L4TAO7 */
889 [ 69] = { 0x76000, 0x1000, 16 }, /* McBSP2 */
890 [ 70] = { 0x77000, 0x1000, 32 | 16 | 8 }, /* L4TAO8 */
891 [ 71] = { 0x24000, 0x1000, 32 | 16 | 8 }, /* WD Timer 3 (DSP) */
892 [ 72] = { 0x25000, 0x1000, 32 | 16 | 8 }, /* L4TA5 */
893 [ 73] = { 0x26000, 0x1000, 32 | 16 | 8 }, /* WD Timer 4 (IVA) */
894 [ 74] = { 0x27000, 0x1000, 32 | 16 | 8 }, /* L4TA6 */
895 [ 75] = { 0x2a000, 0x1000, 32 | 16 | 8 }, /* GP Timer 2 */
896 [ 76] = { 0x2b000, 0x1000, 32 | 16 | 8 }, /* L4TA8 */
897 [ 77] = { 0x78000, 0x1000, 32 | 16 | 8 }, /* GP Timer 3 */
898 [ 78] = { 0x79000, 0x1000, 32 | 16 | 8 }, /* L4TA22 */
899 [ 79] = { 0x7a000, 0x1000, 32 | 16 | 8 }, /* GP Timer 4 */
900 [ 80] = { 0x7b000, 0x1000, 32 | 16 | 8 }, /* L4TA23 */
901 [ 81] = { 0x7c000, 0x1000, 32 | 16 | 8 }, /* GP Timer 5 */
902 [ 82] = { 0x7d000, 0x1000, 32 | 16 | 8 }, /* L4TA24 */
903 [ 83] = { 0x7e000, 0x1000, 32 | 16 | 8 }, /* GP Timer 6 */
904 [ 84] = { 0x7f000, 0x1000, 32 | 16 | 8 }, /* L4TA25 */
905 [ 85] = { 0x80000, 0x1000, 32 | 16 | 8 }, /* GP Timer 7 */
906 [ 86] = { 0x81000, 0x1000, 32 | 16 | 8 }, /* L4TA26 */
907 [ 87] = { 0x82000, 0x1000, 32 | 16 | 8 }, /* GP Timer 8 */
908 [ 88] = { 0x83000, 0x1000, 32 | 16 | 8 }, /* L4TA27 */
909 [ 89] = { 0x84000, 0x1000, 32 | 16 | 8 }, /* GP Timer 9 */
910 [ 90] = { 0x85000, 0x1000, 32 | 16 | 8 }, /* L4TA28 */
911 [ 91] = { 0x86000, 0x1000, 32 | 16 | 8 }, /* GP Timer 10 */
912 [ 92] = { 0x87000, 0x1000, 32 | 16 | 8 }, /* L4TA29 */
913 [ 93] = { 0x88000, 0x1000, 32 | 16 | 8 }, /* GP Timer 11 */
914 [ 94] = { 0x89000, 0x1000, 32 | 16 | 8 }, /* L4TA30 */
915 [ 95] = { 0x8a000, 0x1000, 32 | 16 | 8 }, /* GP Timer 12 */
916 [ 96] = { 0x8b000, 0x1000, 32 | 16 | 8 }, /* L4TA31 */
917 [ 97] = { 0x90000, 0x1000, 16 }, /* EAC */
918 [ 98] = { 0x91000, 0x1000, 32 | 16 | 8 }, /* L4TA32 */
919 [ 99] = { 0x92000, 0x1000, 16 }, /* FAC */
920 [100] = { 0x93000, 0x1000, 32 | 16 | 8 }, /* L4TA33 */
921 [101] = { 0x94000, 0x1000, 32 | 16 | 8 }, /* IPC (MAILBOX) */
922 [102] = { 0x95000, 0x1000, 32 | 16 | 8 }, /* L4TA34 */
923 [103] = { 0x98000, 0x1000, 32 | 16 | 8 }, /* SPI1 */
924 [104] = { 0x99000, 0x1000, 32 | 16 | 8 }, /* L4TA35 */
925 [105] = { 0x9a000, 0x1000, 32 | 16 | 8 }, /* SPI2 */
926 [106] = { 0x9b000, 0x1000, 32 | 16 | 8 }, /* L4TA36 */
927 [107] = { 0x9c000, 0x1000, 16 | 8 }, /* MMC SDIO */
928 [108] = { 0x9d000, 0x1000, 32 | 16 | 8 }, /* L4TAO9 */
929 [109] = { 0x9e000, 0x1000, 32 | 16 | 8 }, /* MS_PRO */
930 [110] = { 0x9f000, 0x1000, 32 | 16 | 8 }, /* L4TAO10 */
931 [111] = { 0xa0000, 0x1000, 32 }, /* RNG */
932 [112] = { 0xa1000, 0x1000, 32 | 16 | 8 }, /* L4TAO11 */
933 [113] = { 0xa2000, 0x1000, 32 }, /* DES3DES */
934 [114] = { 0xa3000, 0x1000, 32 | 16 | 8 }, /* L4TAO12 */
935 [115] = { 0xa4000, 0x1000, 32 }, /* SHA1MD5 */
936 [116] = { 0xa5000, 0x1000, 32 | 16 | 8 }, /* L4TAO13 */
937 [117] = { 0xa6000, 0x1000, 32 }, /* AES */
938 [118] = { 0xa7000, 0x1000, 32 | 16 | 8 }, /* L4TA37 */
939 [119] = { 0xa8000, 0x2000, 32 }, /* PKA */
940 [120] = { 0xaa000, 0x1000, 32 | 16 | 8 }, /* L4TA38 */
941 [121] = { 0xb0000, 0x1000, 32 }, /* MG */
942 [122] = { 0xb1000, 0x1000, 32 | 16 | 8 },
943 [123] = { 0xb2000, 0x1000, 32 }, /* HDQ/1-Wire */
944 [124] = { 0xb3000, 0x1000, 32 | 16 | 8 }, /* L4TA39 */
945};
946
2c1d9ecb 947static const struct omap_l4_agent_info_s omap_l4_agent_info[54] = {
827df9f3
AZ		 948 { 0, 0, 3, 2 }, /* L4IA initiatior agent */
949 { L4TAO(1), 3, 2, 1 }, /* Control and pinout module */
950 { L4TAO(2), 5, 2, 1 }, /* 32K timer */
951 { L4TAO(3), 7, 3, 2 }, /* PRCM */
952 { L4TA(1), 10, 2, 1 }, /* BCM */
953 { L4TA(2), 12, 2, 1 }, /* Test JTAG */
954 { L4TA(3), 14, 6, 3 }, /* Quad GPIO */
955 { L4TA(4), 20, 4, 3 }, /* WD timer 1/2 */
956 { L4TA(7), 24, 2, 1 }, /* GP timer 1 */
957 { L4TA(9), 26, 2, 1 }, /* ATM11 ETB */
958 { L4TA(10), 28, 5, 4 }, /* Display subsystem */
959 { L4TA(11), 33, 5, 4 }, /* Camera subsystem */
960 { L4TA(12), 38, 2, 1 }, /* sDMA */
961 { L4TA(13), 40, 5, 4 }, /* SSI */
962 { L4TAO(4), 45, 2, 1 }, /* USB */
963 { L4TA(14), 47, 2, 1 }, /* Win Tracer1 */
964 { L4TA(15), 49, 2, 1 }, /* Win Tracer2 */
965 { L4TA(16), 51, 2, 1 }, /* Win Tracer3 */
966 { L4TA(17), 53, 2, 1 }, /* Win Tracer4 */
967 { L4TA(18), 55, 2, 1 }, /* XTI */
968 { L4TA(19), 57, 2, 1 }, /* UART1 */
969 { L4TA(20), 59, 2, 1 }, /* UART2 */
970 { L4TA(21), 61, 2, 1 }, /* UART3 */
971 { L4TAO(5), 63, 2, 1 }, /* I2C1 */
972 { L4TAO(6), 65, 2, 1 }, /* I2C2 */
973 { L4TAO(7), 67, 2, 1 }, /* McBSP1 */
974 { L4TAO(8), 69, 2, 1 }, /* McBSP2 */
975 { L4TA(5), 71, 2, 1 }, /* WD Timer 3 (DSP) */
976 { L4TA(6), 73, 2, 1 }, /* WD Timer 4 (IVA) */
977 { L4TA(8), 75, 2, 1 }, /* GP Timer 2 */
978 { L4TA(22), 77, 2, 1 }, /* GP Timer 3 */
979 { L4TA(23), 79, 2, 1 }, /* GP Timer 4 */
980 { L4TA(24), 81, 2, 1 }, /* GP Timer 5 */
981 { L4TA(25), 83, 2, 1 }, /* GP Timer 6 */
982 { L4TA(26), 85, 2, 1 }, /* GP Timer 7 */
983 { L4TA(27), 87, 2, 1 }, /* GP Timer 8 */
984 { L4TA(28), 89, 2, 1 }, /* GP Timer 9 */
985 { L4TA(29), 91, 2, 1 }, /* GP Timer 10 */
986 { L4TA(30), 93, 2, 1 }, /* GP Timer 11 */
987 { L4TA(31), 95, 2, 1 }, /* GP Timer 12 */
988 { L4TA(32), 97, 2, 1 }, /* EAC */
989 { L4TA(33), 99, 2, 1 }, /* FAC */
990 { L4TA(34), 101, 2, 1 }, /* IPC */
991 { L4TA(35), 103, 2, 1 }, /* SPI1 */
992 { L4TA(36), 105, 2, 1 }, /* SPI2 */
993 { L4TAO(9), 107, 2, 1 }, /* MMC SDIO */
994 { L4TAO(10), 109, 2, 1 },
995 { L4TAO(11), 111, 2, 1 }, /* RNG */
996 { L4TAO(12), 113, 2, 1 }, /* DES3DES */
997 { L4TAO(13), 115, 2, 1 }, /* SHA1MD5 */
998 { L4TA(37), 117, 2, 1 }, /* AES */
999 { L4TA(38), 119, 2, 1 }, /* PKA */
1000 { -1, 121, 2, 1 },
1001 { L4TA(39), 123, 2, 1 }, /* HDQ/1-Wire */
1002};
1003
2c1d9ecb 1004#define omap_l4ta(bus, cs) \
1005 omap_l4ta_get(bus, omap_l4_region, omap_l4_agent_info, L4TA(cs))
1006#define omap_l4tao(bus, cs) \
1007 omap_l4ta_get(bus, omap_l4_region, omap_l4_agent_info, L4TAO(cs))
827df9f3 1008
827df9f3
AZ		 1009/* Power, Reset, and Clock Management */
1010struct omap_prcm_s {
827df9f3
AZ		 1011 qemu_irq irq[3];
1012 struct omap_mpu_state_s *mpu;
011a98a1
AK		 1013 MemoryRegion iomem0;
1014 MemoryRegion iomem1;
827df9f3
AZ		 1015
1016 uint32_t irqst[3];
1017 uint32_t irqen[3];
1018
1019 uint32_t sysconfig;
1020 uint32_t voltctrl;
1021 uint32_t scratch[20];
1022
1023 uint32_t clksrc[1];
1024 uint32_t clkout[1];
1025 uint32_t clkemul[1];
1026 uint32_t clkpol[1];
1027 uint32_t clksel[8];
1028 uint32_t clken[12];
1029 uint32_t clkctrl[4];
1030 uint32_t clkidle[7];
1031 uint32_t setuptime[2];
1032
1033 uint32_t wkup[3];
1034 uint32_t wken[3];
1035 uint32_t wkst[3];
1036 uint32_t rst[4];
1037 uint32_t rstctrl[1];
1038 uint32_t power[4];
1039 uint32_t rsttime_wkup;
1040
1041 uint32_t ev;
1042 uint32_t evtime[2];
51fec3cc
AZ		 1043
1044 int dpll_lock, apll_lock[2];
827df9f3
AZ		 1045};
1046
1047static void omap_prcm_int_update(struct omap_prcm_s *s, int dom)
1048{
1049 qemu_set_irq(s->irq[dom], s->irqst[dom] & s->irqen[dom]);
1050 /* XXX or is the mask applied before PRCM_IRQSTATUS_* ? */
1051}
1052
a8170e5e 1053static uint64_t omap_prcm_read(void *opaque, hwaddr addr,
011a98a1 1054 unsigned size)
827df9f3
AZ		 1055{
1056 struct omap_prcm_s *s = (struct omap_prcm_s *) opaque;
51fec3cc 1057 uint32_t ret;
827df9f3 1058
011a98a1
AK		 1059 if (size != 4) {
1060 return omap_badwidth_read32(opaque, addr);
1061 }
1062
8da3ff18 1063 switch (addr) {
827df9f3
AZ		 1064 case 0x000: /* PRCM_REVISION */
1065 return 0x10;
1066
1067 case 0x010: /* PRCM_SYSCONFIG */
1068 return s->sysconfig;
1069
1070 case 0x018: /* PRCM_IRQSTATUS_MPU */
1071 return s->irqst[0];
1072
1073 case 0x01c: /* PRCM_IRQENABLE_MPU */
1074 return s->irqen[0];
1075
1076 case 0x050: /* PRCM_VOLTCTRL */
1077 return s->voltctrl;
1078 case 0x054: /* PRCM_VOLTST */
1079 return s->voltctrl & 3;
1080
1081 case 0x060: /* PRCM_CLKSRC_CTRL */
1082 return s->clksrc[0];
1083 case 0x070: /* PRCM_CLKOUT_CTRL */
1084 return s->clkout[0];
1085 case 0x078: /* PRCM_CLKEMUL_CTRL */
1086 return s->clkemul[0];
1087 case 0x080: /* PRCM_CLKCFG_CTRL */
1088 case 0x084: /* PRCM_CLKCFG_STATUS */
1089 return 0;
1090
1091 case 0x090: /* PRCM_VOLTSETUP */
1092 return s->setuptime[0];
1093
1094 case 0x094: /* PRCM_CLKSSETUP */
1095 return s->setuptime[1];
1096
1097 case 0x098: /* PRCM_POLCTRL */
1098 return s->clkpol[0];
1099
1100 case 0x0b0: /* GENERAL_PURPOSE1 */
1101 case 0x0b4: /* GENERAL_PURPOSE2 */
1102 case 0x0b8: /* GENERAL_PURPOSE3 */
1103 case 0x0bc: /* GENERAL_PURPOSE4 */
1104 case 0x0c0: /* GENERAL_PURPOSE5 */
1105 case 0x0c4: /* GENERAL_PURPOSE6 */
1106 case 0x0c8: /* GENERAL_PURPOSE7 */
1107 case 0x0cc: /* GENERAL_PURPOSE8 */
1108 case 0x0d0: /* GENERAL_PURPOSE9 */
1109 case 0x0d4: /* GENERAL_PURPOSE10 */
1110 case 0x0d8: /* GENERAL_PURPOSE11 */
1111 case 0x0dc: /* GENERAL_PURPOSE12 */
1112 case 0x0e0: /* GENERAL_PURPOSE13 */
1113 case 0x0e4: /* GENERAL_PURPOSE14 */
1114 case 0x0e8: /* GENERAL_PURPOSE15 */
1115 case 0x0ec: /* GENERAL_PURPOSE16 */
1116 case 0x0f0: /* GENERAL_PURPOSE17 */
1117 case 0x0f4: /* GENERAL_PURPOSE18 */
1118 case 0x0f8: /* GENERAL_PURPOSE19 */
1119 case 0x0fc: /* GENERAL_PURPOSE20 */
8da3ff18 1120 return s->scratch[(addr - 0xb0) >> 2];
827df9f3
AZ		 1121
1122 case 0x140: /* CM_CLKSEL_MPU */
1123 return s->clksel[0];
1124 case 0x148: /* CM_CLKSTCTRL_MPU */
1125 return s->clkctrl[0];
1126
1127 case 0x158: /* RM_RSTST_MPU */
1128 return s->rst[0];
1129 case 0x1c8: /* PM_WKDEP_MPU */
1130 return s->wkup[0];
1131 case 0x1d4: /* PM_EVGENCTRL_MPU */
1132 return s->ev;
1133 case 0x1d8: /* PM_EVEGENONTIM_MPU */
1134 return s->evtime[0];
1135 case 0x1dc: /* PM_EVEGENOFFTIM_MPU */
1136 return s->evtime[1];
1137 case 0x1e0: /* PM_PWSTCTRL_MPU */
1138 return s->power[0];
1139 case 0x1e4: /* PM_PWSTST_MPU */
1140 return 0;
1141
1142 case 0x200: /* CM_FCLKEN1_CORE */
1143 return s->clken[0];
1144 case 0x204: /* CM_FCLKEN2_CORE */
1145 return s->clken[1];
1146 case 0x210: /* CM_ICLKEN1_CORE */
1147 return s->clken[2];
1148 case 0x214: /* CM_ICLKEN2_CORE */
1149 return s->clken[3];
1150 case 0x21c: /* CM_ICLKEN4_CORE */
1151 return s->clken[4];
1152
1153 case 0x220: /* CM_IDLEST1_CORE */
1154 /* TODO: check the actual iclk status */
1155 return 0x7ffffff9;
1156 case 0x224: /* CM_IDLEST2_CORE */
1157 /* TODO: check the actual iclk status */
1158 return 0x00000007;
1159 case 0x22c: /* CM_IDLEST4_CORE */
1160 /* TODO: check the actual iclk status */
1161 return 0x0000001f;
1162
1163 case 0x230: /* CM_AUTOIDLE1_CORE */
1164 return s->clkidle[0];
1165 case 0x234: /* CM_AUTOIDLE2_CORE */
1166 return s->clkidle[1];
1167 case 0x238: /* CM_AUTOIDLE3_CORE */
1168 return s->clkidle[2];
1169 case 0x23c: /* CM_AUTOIDLE4_CORE */
1170 return s->clkidle[3];
1171
1172 case 0x240: /* CM_CLKSEL1_CORE */
1173 return s->clksel[1];
1174 case 0x244: /* CM_CLKSEL2_CORE */
1175 return s->clksel[2];
1176
1177 case 0x248: /* CM_CLKSTCTRL_CORE */
1178 return s->clkctrl[1];
1179
1180 case 0x2a0: /* PM_WKEN1_CORE */
1181 return s->wken[0];
1182 case 0x2a4: /* PM_WKEN2_CORE */
1183 return s->wken[1];
1184
1185 case 0x2b0: /* PM_WKST1_CORE */
1186 return s->wkst[0];
1187 case 0x2b4: /* PM_WKST2_CORE */
1188 return s->wkst[1];
1189 case 0x2c8: /* PM_WKDEP_CORE */
1190 return 0x1e;
1191
1192 case 0x2e0: /* PM_PWSTCTRL_CORE */
1193 return s->power[1];
1194 case 0x2e4: /* PM_PWSTST_CORE */
1195 return 0x000030 | (s->power[1] & 0xfc00);
1196
1197 case 0x300: /* CM_FCLKEN_GFX */
1198 return s->clken[5];
1199 case 0x310: /* CM_ICLKEN_GFX */
1200 return s->clken[6];
1201 case 0x320: /* CM_IDLEST_GFX */
1202 /* TODO: check the actual iclk status */
1203 return 0x00000001;
1204 case 0x340: /* CM_CLKSEL_GFX */
1205 return s->clksel[3];
1206 case 0x348: /* CM_CLKSTCTRL_GFX */
1207 return s->clkctrl[2];
1208 case 0x350: /* RM_RSTCTRL_GFX */
1209 return s->rstctrl[0];
1210 case 0x358: /* RM_RSTST_GFX */
1211 return s->rst[1];
1212 case 0x3c8: /* PM_WKDEP_GFX */
1213 return s->wkup[1];
1214
1215 case 0x3e0: /* PM_PWSTCTRL_GFX */
1216 return s->power[2];
1217 case 0x3e4: /* PM_PWSTST_GFX */
1218 return s->power[2] & 3;
1219
1220 case 0x400: /* CM_FCLKEN_WKUP */
1221 return s->clken[7];
1222 case 0x410: /* CM_ICLKEN_WKUP */
1223 return s->clken[8];
1224 case 0x420: /* CM_IDLEST_WKUP */
1225 /* TODO: check the actual iclk status */
1226 return 0x0000003f;
1227 case 0x430: /* CM_AUTOIDLE_WKUP */
1228 return s->clkidle[4];
1229 case 0x440: /* CM_CLKSEL_WKUP */
1230 return s->clksel[4];
1231 case 0x450: /* RM_RSTCTRL_WKUP */
1232 return 0;
1233 case 0x454: /* RM_RSTTIME_WKUP */
1234 return s->rsttime_wkup;
1235 case 0x458: /* RM_RSTST_WKUP */
1236 return s->rst[2];
1237 case 0x4a0: /* PM_WKEN_WKUP */
1238 return s->wken[2];
1239 case 0x4b0: /* PM_WKST_WKUP */
1240 return s->wkst[2];
1241
1242 case 0x500: /* CM_CLKEN_PLL */
1243 return s->clken[9];
1244 case 0x520: /* CM_IDLEST_CKGEN */
51fec3cc 1245 ret = 0x0000070 | (s->apll_lock[0] << 9) | (s->apll_lock[1] << 8);
827df9f3 1246 if (!(s->clksel[6] & 3))
51fec3cc
AZ		 1247 /* Core uses 32-kHz clock */
1248 ret |= 3 << 0;
1249 else if (!s->dpll_lock)
1250 /* DPLL not locked, core uses ref_clk */
1251 ret |= 1 << 0;
1252 else
1253 /* Core uses DPLL */
1254 ret |= 2 << 0;
1255 return ret;
827df9f3
AZ		 1256 case 0x530: /* CM_AUTOIDLE_PLL */
1257 return s->clkidle[5];
1258 case 0x540: /* CM_CLKSEL1_PLL */
1259 return s->clksel[5];
1260 case 0x544: /* CM_CLKSEL2_PLL */
1261 return s->clksel[6];
1262
1263 case 0x800: /* CM_FCLKEN_DSP */
1264 return s->clken[10];
1265 case 0x810: /* CM_ICLKEN_DSP */
1266 return s->clken[11];
1267 case 0x820: /* CM_IDLEST_DSP */
1268 /* TODO: check the actual iclk status */
1269 return 0x00000103;
1270 case 0x830: /* CM_AUTOIDLE_DSP */
1271 return s->clkidle[6];
1272 case 0x840: /* CM_CLKSEL_DSP */
1273 return s->clksel[7];
1274 case 0x848: /* CM_CLKSTCTRL_DSP */
1275 return s->clkctrl[3];
1276 case 0x850: /* RM_RSTCTRL_DSP */
1277 return 0;
1278 case 0x858: /* RM_RSTST_DSP */
1279 return s->rst[3];
1280 case 0x8c8: /* PM_WKDEP_DSP */
1281 return s->wkup[2];
1282 case 0x8e0: /* PM_PWSTCTRL_DSP */
1283 return s->power[3];
1284 case 0x8e4: /* PM_PWSTST_DSP */
1285 return 0x008030 | (s->power[3] & 0x3003);
1286
1287 case 0x8f0: /* PRCM_IRQSTATUS_DSP */
1288 return s->irqst[1];
1289 case 0x8f4: /* PRCM_IRQENABLE_DSP */
1290 return s->irqen[1];
1291
1292 case 0x8f8: /* PRCM_IRQSTATUS_IVA */
1293 return s->irqst[2];
1294 case 0x8fc: /* PRCM_IRQENABLE_IVA */
1295 return s->irqen[2];
1296 }
1297
1298 OMAP_BAD_REG(addr);
1299 return 0;
1300}
1301
51fec3cc
AZ		 1302static void omap_prcm_apll_update(struct omap_prcm_s *s)
1303{
1304 int mode[2];
1305
1306 mode[0] = (s->clken[9] >> 6) & 3;
1307 s->apll_lock[0] = (mode[0] == 3);
1308 mode[1] = (s->clken[9] >> 2) & 3;
1309 s->apll_lock[1] = (mode[1] == 3);
1310 /* TODO: update clocks */
1311
16d55035 1312 if (mode[0] == 1 || mode[0] == 2 || mode[1] == 1 || mode[1] == 2)
51fec3cc
AZ		 1313 fprintf(stderr, "%s: bad EN_54M_PLL or bad EN_96M_PLL\n",
1314 __FUNCTION__);
1315}
1316
1317static void omap_prcm_dpll_update(struct omap_prcm_s *s)
1318{
1319 omap_clk dpll = omap_findclk(s->mpu, "dpll");
1320 omap_clk dpll_x2 = omap_findclk(s->mpu, "dpll");
1321 omap_clk core = omap_findclk(s->mpu, "core_clk");
1322 int mode = (s->clken[9] >> 0) & 3;
1323 int mult, div;
1324
1325 mult = (s->clksel[5] >> 12) & 0x3ff;
1326 div = (s->clksel[5] >> 8) & 0xf;
1327 if (mult == 0 || mult == 1)
1328 mode = 1; /* Bypass */
1329
1330 s->dpll_lock = 0;
1331 switch (mode) {
1332 case 0:
1333 fprintf(stderr, "%s: bad EN_DPLL\n", __FUNCTION__);
1334 break;
1335 case 1: /* Low-power bypass mode (Default) */
1336 case 2: /* Fast-relock bypass mode */
1337 omap_clk_setrate(dpll, 1, 1);
1338 omap_clk_setrate(dpll_x2, 1, 1);
1339 break;
1340 case 3: /* Lock mode */
1341 s->dpll_lock = 1; /* After 20 FINT cycles (ref_clk / (div + 1)). */
1342
1343 omap_clk_setrate(dpll, div + 1, mult);
1344 omap_clk_setrate(dpll_x2, div + 1, mult * 2);
1345 break;
1346 }
1347
1348 switch ((s->clksel[6] >> 0) & 3) {
1349 case 0:
1350 omap_clk_reparent(core, omap_findclk(s->mpu, "clk32-kHz"));
1351 break;
1352 case 1:
1353 omap_clk_reparent(core, dpll);
1354 break;
1355 case 2:
1356 /* Default */
1357 omap_clk_reparent(core, dpll_x2);
1358 break;
1359 case 3:
1360 fprintf(stderr, "%s: bad CORE_CLK_SRC\n", __FUNCTION__);
1361 break;
1362 }
1363}
1364
a8170e5e 1365static void omap_prcm_write(void *opaque, hwaddr addr,
011a98a1 1366 uint64_t value, unsigned size)
827df9f3
AZ		 1367{
1368 struct omap_prcm_s *s = (struct omap_prcm_s *) opaque;
827df9f3 1369
011a98a1 1370 if (size != 4) {
77a8257e
SW		 1371 omap_badwidth_write32(opaque, addr, value);
1372 return;
011a98a1
AK		 1373 }
1374
8da3ff18 1375 switch (addr) {
827df9f3
AZ		 1376 case 0x000: /* PRCM_REVISION */
1377 case 0x054: /* PRCM_VOLTST */
1378 case 0x084: /* PRCM_CLKCFG_STATUS */
1379 case 0x1e4: /* PM_PWSTST_MPU */
1380 case 0x220: /* CM_IDLEST1_CORE */
1381 case 0x224: /* CM_IDLEST2_CORE */
1382 case 0x22c: /* CM_IDLEST4_CORE */
1383 case 0x2c8: /* PM_WKDEP_CORE */
1384 case 0x2e4: /* PM_PWSTST_CORE */
1385 case 0x320: /* CM_IDLEST_GFX */
1386 case 0x3e4: /* PM_PWSTST_GFX */
1387 case 0x420: /* CM_IDLEST_WKUP */
1388 case 0x520: /* CM_IDLEST_CKGEN */
1389 case 0x820: /* CM_IDLEST_DSP */
1390 case 0x8e4: /* PM_PWSTST_DSP */
1391 OMAP_RO_REG(addr);
1392 return;
1393
1394 case 0x010: /* PRCM_SYSCONFIG */
1395 s->sysconfig = value & 1;
1396 break;
1397
1398 case 0x018: /* PRCM_IRQSTATUS_MPU */
1399 s->irqst[0] &= ~value;
1400 omap_prcm_int_update(s, 0);
1401 break;
1402 case 0x01c: /* PRCM_IRQENABLE_MPU */
1403 s->irqen[0] = value & 0x3f;
1404 omap_prcm_int_update(s, 0);
1405 break;
1406
1407 case 0x050: /* PRCM_VOLTCTRL */
1408 s->voltctrl = value & 0xf1c3;
1409 break;
1410
1411 case 0x060: /* PRCM_CLKSRC_CTRL */
1412 s->clksrc[0] = value & 0xdb;
1413 /* TODO update clocks */
1414 break;
1415
1416 case 0x070: /* PRCM_CLKOUT_CTRL */
1417 s->clkout[0] = value & 0xbbbb;
1418 /* TODO update clocks */
1419 break;
1420
1421 case 0x078: /* PRCM_CLKEMUL_CTRL */
1422 s->clkemul[0] = value & 1;
1423 /* TODO update clocks */
1424 break;
1425
1426 case 0x080: /* PRCM_CLKCFG_CTRL */
1427 break;
1428
1429 case 0x090: /* PRCM_VOLTSETUP */
1430 s->setuptime[0] = value & 0xffff;
1431 break;
1432 case 0x094: /* PRCM_CLKSSETUP */
1433 s->setuptime[1] = value & 0xffff;
1434 break;
1435
1436 case 0x098: /* PRCM_POLCTRL */
1437 s->clkpol[0] = value & 0x701;
1438 break;
1439
1440 case 0x0b0: /* GENERAL_PURPOSE1 */
1441 case 0x0b4: /* GENERAL_PURPOSE2 */
1442 case 0x0b8: /* GENERAL_PURPOSE3 */
1443 case 0x0bc: /* GENERAL_PURPOSE4 */
1444 case 0x0c0: /* GENERAL_PURPOSE5 */
1445 case 0x0c4: /* GENERAL_PURPOSE6 */
1446 case 0x0c8: /* GENERAL_PURPOSE7 */
1447 case 0x0cc: /* GENERAL_PURPOSE8 */
1448 case 0x0d0: /* GENERAL_PURPOSE9 */
1449 case 0x0d4: /* GENERAL_PURPOSE10 */
1450 case 0x0d8: /* GENERAL_PURPOSE11 */
1451 case 0x0dc: /* GENERAL_PURPOSE12 */
1452 case 0x0e0: /* GENERAL_PURPOSE13 */
1453 case 0x0e4: /* GENERAL_PURPOSE14 */
1454 case 0x0e8: /* GENERAL_PURPOSE15 */
1455 case 0x0ec: /* GENERAL_PURPOSE16 */
1456 case 0x0f0: /* GENERAL_PURPOSE17 */
1457 case 0x0f4: /* GENERAL_PURPOSE18 */
1458 case 0x0f8: /* GENERAL_PURPOSE19 */
1459 case 0x0fc: /* GENERAL_PURPOSE20 */
8da3ff18 1460 s->scratch[(addr - 0xb0) >> 2] = value;
827df9f3
AZ		 1461 break;
1462
1463 case 0x140: /* CM_CLKSEL_MPU */
1464 s->clksel[0] = value & 0x1f;
1465 /* TODO update clocks */
1466 break;
1467 case 0x148: /* CM_CLKSTCTRL_MPU */
1468 s->clkctrl[0] = value & 0x1f;
1469 break;
1470
1471 case 0x158: /* RM_RSTST_MPU */
1472 s->rst[0] &= ~value;
1473 break;
1474 case 0x1c8: /* PM_WKDEP_MPU */
1475 s->wkup[0] = value & 0x15;
1476 break;
1477
1478 case 0x1d4: /* PM_EVGENCTRL_MPU */
1479 s->ev = value & 0x1f;
1480 break;
1481 case 0x1d8: /* PM_EVEGENONTIM_MPU */
1482 s->evtime[0] = value;
1483 break;
1484 case 0x1dc: /* PM_EVEGENOFFTIM_MPU */
1485 s->evtime[1] = value;
1486 break;
1487
1488 case 0x1e0: /* PM_PWSTCTRL_MPU */
1489 s->power[0] = value & 0xc0f;
1490 break;
1491
1492 case 0x200: /* CM_FCLKEN1_CORE */
1493 s->clken[0] = value & 0xbfffffff;
1494 /* TODO update clocks */
99570a40 1495 /* The EN_EAC bit only gets/puts func_96m_clk. */
827df9f3
AZ		 1496 break;
1497 case 0x204: /* CM_FCLKEN2_CORE */
1498 s->clken[1] = value & 0x00000007;
1499 /* TODO update clocks */
1500 break;
1501 case 0x210: /* CM_ICLKEN1_CORE */
1502 s->clken[2] = value & 0xfffffff9;
1503 /* TODO update clocks */
99570a40 1504 /* The EN_EAC bit only gets/puts core_l4_iclk. */
827df9f3
AZ		 1505 break;
1506 case 0x214: /* CM_ICLKEN2_CORE */
1507 s->clken[3] = value & 0x00000007;
1508 /* TODO update clocks */
1509 break;
1510 case 0x21c: /* CM_ICLKEN4_CORE */
1511 s->clken[4] = value & 0x0000001f;
1512 /* TODO update clocks */
1513 break;
1514
1515 case 0x230: /* CM_AUTOIDLE1_CORE */
1516 s->clkidle[0] = value & 0xfffffff9;
1517 /* TODO update clocks */
1518 break;
1519 case 0x234: /* CM_AUTOIDLE2_CORE */
1520 s->clkidle[1] = value & 0x00000007;
1521 /* TODO update clocks */
1522 break;
1523 case 0x238: /* CM_AUTOIDLE3_CORE */
1524 s->clkidle[2] = value & 0x00000007;
1525 /* TODO update clocks */
1526 break;
1527 case 0x23c: /* CM_AUTOIDLE4_CORE */
1528 s->clkidle[3] = value & 0x0000001f;
1529 /* TODO update clocks */
1530 break;
1531
1532 case 0x240: /* CM_CLKSEL1_CORE */
1533 s->clksel[1] = value & 0x0fffbf7f;
1534 /* TODO update clocks */
1535 break;
1536
1537 case 0x244: /* CM_CLKSEL2_CORE */
1538 s->clksel[2] = value & 0x00fffffc;
1539 /* TODO update clocks */
1540 break;
1541
1542 case 0x248: /* CM_CLKSTCTRL_CORE */
1543 s->clkctrl[1] = value & 0x7;
1544 break;
1545
1546 case 0x2a0: /* PM_WKEN1_CORE */
1547 s->wken[0] = value & 0x04667ff8;
1548 break;
1549 case 0x2a4: /* PM_WKEN2_CORE */
1550 s->wken[1] = value & 0x00000005;
1551 break;
1552
1553 case 0x2b0: /* PM_WKST1_CORE */
1554 s->wkst[0] &= ~value;
1555 break;
1556 case 0x2b4: /* PM_WKST2_CORE */
1557 s->wkst[1] &= ~value;
1558 break;
1559
1560 case 0x2e0: /* PM_PWSTCTRL_CORE */
1561 s->power[1] = (value & 0x00fc3f) | (1 << 2);
1562 break;
1563
1564 case 0x300: /* CM_FCLKEN_GFX */
1565 s->clken[5] = value & 6;
1566 /* TODO update clocks */
1567 break;
1568 case 0x310: /* CM_ICLKEN_GFX */
1569 s->clken[6] = value & 1;
1570 /* TODO update clocks */
1571 break;
1572 case 0x340: /* CM_CLKSEL_GFX */
1573 s->clksel[3] = value & 7;
1574 /* TODO update clocks */
1575 break;
1576 case 0x348: /* CM_CLKSTCTRL_GFX */
1577 s->clkctrl[2] = value & 1;
1578 break;
1579 case 0x350: /* RM_RSTCTRL_GFX */
1580 s->rstctrl[0] = value & 1;
1581 /* TODO: reset */
1582 break;
1583 case 0x358: /* RM_RSTST_GFX */
1584 s->rst[1] &= ~value;
1585 break;
1586 case 0x3c8: /* PM_WKDEP_GFX */
1587 s->wkup[1] = value & 0x13;
1588 break;
1589 case 0x3e0: /* PM_PWSTCTRL_GFX */
1590 s->power[2] = (value & 0x00c0f) | (3 << 2);
1591 break;
1592
1593 case 0x400: /* CM_FCLKEN_WKUP */
1594 s->clken[7] = value & 0xd;
1595 /* TODO update clocks */
1596 break;
1597 case 0x410: /* CM_ICLKEN_WKUP */
1598 s->clken[8] = value & 0x3f;
1599 /* TODO update clocks */
1600 break;
1601 case 0x430: /* CM_AUTOIDLE_WKUP */
1602 s->clkidle[4] = value & 0x0000003f;
1603 /* TODO update clocks */
1604 break;
1605 case 0x440: /* CM_CLKSEL_WKUP */
1606 s->clksel[4] = value & 3;
1607 /* TODO update clocks */
1608 break;
1609 case 0x450: /* RM_RSTCTRL_WKUP */
1610 /* TODO: reset */
1611 if (value & 2)
1612 qemu_system_reset_request();
1613 break;
1614 case 0x454: /* RM_RSTTIME_WKUP */
1615 s->rsttime_wkup = value & 0x1fff;
1616 break;
1617 case 0x458: /* RM_RSTST_WKUP */
1618 s->rst[2] &= ~value;
1619 break;
1620 case 0x4a0: /* PM_WKEN_WKUP */
1621 s->wken[2] = value & 0x00000005;
1622 break;
1623 case 0x4b0: /* PM_WKST_WKUP */
1624 s->wkst[2] &= ~value;
1625 break;
1626
1627 case 0x500: /* CM_CLKEN_PLL */
51fec3cc
AZ		 1628 if (value & 0xffffff30)
1629 fprintf(stderr, "%s: write 0s in CM_CLKEN_PLL for "
66a0a2cb 1630 "future compatibility\n", __FUNCTION__);
51fec3cc
AZ		 1631 if ((s->clken[9] ^ value) & 0xcc) {
1632 s->clken[9] &= ~0xcc;
1633 s->clken[9] |= value & 0xcc;
1634 omap_prcm_apll_update(s);
1635 }
1636 if ((s->clken[9] ^ value) & 3) {
1637 s->clken[9] &= ~3;
1638 s->clken[9] |= value & 3;
1639 omap_prcm_dpll_update(s);
1640 }
827df9f3
AZ		 1641 break;
1642 case 0x530: /* CM_AUTOIDLE_PLL */
1643 s->clkidle[5] = value & 0x000000cf;
1644 /* TODO update clocks */
1645 break;
1646 case 0x540: /* CM_CLKSEL1_PLL */
51fec3cc
AZ		 1647 if (value & 0xfc4000d7)
1648 fprintf(stderr, "%s: write 0s in CM_CLKSEL1_PLL for "
66a0a2cb 1649 "future compatibility\n", __FUNCTION__);
51fec3cc
AZ		 1650 if ((s->clksel[5] ^ value) & 0x003fff00) {
1651 s->clksel[5] = value & 0x03bfff28;
1652 omap_prcm_dpll_update(s);
1653 }
1654 /* TODO update the other clocks */
1655
827df9f3 1656 s->clksel[5] = value & 0x03bfff28;
827df9f3
AZ		 1657 break;
1658 case 0x544: /* CM_CLKSEL2_PLL */
51fec3cc
AZ		 1659 if (value & ~3)
1660 fprintf(stderr, "%s: write 0s in CM_CLKSEL2_PLL[31:2] for "
66a0a2cb 1661 "future compatibility\n", __FUNCTION__);
51fec3cc
AZ		 1662 if (s->clksel[6] != (value & 3)) {
1663 s->clksel[6] = value & 3;
1664 omap_prcm_dpll_update(s);
1665 }
827df9f3
AZ		 1666 break;
1667
1668 case 0x800: /* CM_FCLKEN_DSP */
1669 s->clken[10] = value & 0x501;
1670 /* TODO update clocks */
1671 break;
1672 case 0x810: /* CM_ICLKEN_DSP */
1673 s->clken[11] = value & 0x2;
1674 /* TODO update clocks */
1675 break;
1676 case 0x830: /* CM_AUTOIDLE_DSP */
1677 s->clkidle[6] = value & 0x2;
1678 /* TODO update clocks */
1679 break;
1680 case 0x840: /* CM_CLKSEL_DSP */
1681 s->clksel[7] = value & 0x3fff;
1682 /* TODO update clocks */
1683 break;
1684 case 0x848: /* CM_CLKSTCTRL_DSP */
1685 s->clkctrl[3] = value & 0x101;
1686 break;
1687 case 0x850: /* RM_RSTCTRL_DSP */
1688 /* TODO: reset */
1689 break;
1690 case 0x858: /* RM_RSTST_DSP */
1691 s->rst[3] &= ~value;
1692 break;
1693 case 0x8c8: /* PM_WKDEP_DSP */
1694 s->wkup[2] = value & 0x13;
1695 break;
1696 case 0x8e0: /* PM_PWSTCTRL_DSP */
1697 s->power[3] = (value & 0x03017) | (3 << 2);
1698 break;
1699
1700 case 0x8f0: /* PRCM_IRQSTATUS_DSP */
1701 s->irqst[1] &= ~value;
1702 omap_prcm_int_update(s, 1);
1703 break;
1704 case 0x8f4: /* PRCM_IRQENABLE_DSP */
1705 s->irqen[1] = value & 0x7;
1706 omap_prcm_int_update(s, 1);
1707 break;
1708
1709 case 0x8f8: /* PRCM_IRQSTATUS_IVA */
1710 s->irqst[2] &= ~value;
1711 omap_prcm_int_update(s, 2);
1712 break;
1713 case 0x8fc: /* PRCM_IRQENABLE_IVA */
1714 s->irqen[2] = value & 0x7;
1715 omap_prcm_int_update(s, 2);
1716 break;
1717
1718 default:
1719 OMAP_BAD_REG(addr);
1720 return;
1721 }
1722}
1723
011a98a1
AK		 1724static const MemoryRegionOps omap_prcm_ops = {
1725 .read = omap_prcm_read,
1726 .write = omap_prcm_write,
1727 .endianness = DEVICE_NATIVE_ENDIAN,
827df9f3
AZ		 1728};
1729
1730static void omap_prcm_reset(struct omap_prcm_s *s)
1731{
1732 s->sysconfig = 0;
1733 s->irqst[0] = 0;
1734 s->irqst[1] = 0;
1735 s->irqst[2] = 0;
1736 s->irqen[0] = 0;
1737 s->irqen[1] = 0;
1738 s->irqen[2] = 0;
1739 s->voltctrl = 0x1040;
1740 s->ev = 0x14;
1741 s->evtime[0] = 0;
1742 s->evtime[1] = 0;
1743 s->clkctrl[0] = 0;
1744 s->clkctrl[1] = 0;
1745 s->clkctrl[2] = 0;
1746 s->clkctrl[3] = 0;
1747 s->clken[1] = 7;
1748 s->clken[3] = 7;
1749 s->clken[4] = 0;
1750 s->clken[5] = 0;
1751 s->clken[6] = 0;
1752 s->clken[7] = 0xc;
1753 s->clken[8] = 0x3e;
1754 s->clken[9] = 0x0d;
1755 s->clken[10] = 0;
1756 s->clken[11] = 0;
1757 s->clkidle[0] = 0;
1758 s->clkidle[2] = 7;
1759 s->clkidle[3] = 0;
1760 s->clkidle[4] = 0;
1761 s->clkidle[5] = 0x0c;
1762 s->clkidle[6] = 0;
1763 s->clksel[0] = 0x01;
1764 s->clksel[1] = 0x02100121;
1765 s->clksel[2] = 0x00000000;
1766 s->clksel[3] = 0x01;
1767 s->clksel[4] = 0;
1768 s->clksel[7] = 0x0121;
1769 s->wkup[0] = 0x15;
1770 s->wkup[1] = 0x13;
1771 s->wkup[2] = 0x13;
1772 s->wken[0] = 0x04667ff8;
1773 s->wken[1] = 0x00000005;
1774 s->wken[2] = 5;
1775 s->wkst[0] = 0;
1776 s->wkst[1] = 0;
1777 s->wkst[2] = 0;
1778 s->power[0] = 0x00c;
1779 s->power[1] = 4;
1780 s->power[2] = 0x0000c;
1781 s->power[3] = 0x14;
1782 s->rstctrl[0] = 1;
1783 s->rst[3] = 1;
51fec3cc
AZ		 1784 omap_prcm_apll_update(s);
1785 omap_prcm_dpll_update(s);
827df9f3
AZ		 1786}
1787
1788static void omap_prcm_coldreset(struct omap_prcm_s *s)
1789{
1790 s->setuptime[0] = 0;
1791 s->setuptime[1] = 0;
1792 memset(&s->scratch, 0, sizeof(s->scratch));
1793 s->rst[0] = 0x01;
1794 s->rst[1] = 0x00;
1795 s->rst[2] = 0x01;
1796 s->clken[0] = 0;
1797 s->clken[2] = 0;
1798 s->clkidle[1] = 0;
1799 s->clksel[5] = 0;
1800 s->clksel[6] = 2;
1801 s->clksrc[0] = 0x43;
1802 s->clkout[0] = 0x0303;
1803 s->clkemul[0] = 0;
1804 s->clkpol[0] = 0x100;
1805 s->rsttime_wkup = 0x1002;
1806
1807 omap_prcm_reset(s);
1808}
1809
c1ff227b 1810static struct omap_prcm_s *omap_prcm_init(struct omap_target_agent_s *ta,
827df9f3
AZ		 1811 qemu_irq mpu_int, qemu_irq dsp_int, qemu_irq iva_int,
1812 struct omap_mpu_state_s *mpu)
1813{
b45c03f5 1814 struct omap_prcm_s *s = g_new0(struct omap_prcm_s, 1);
827df9f3
AZ		 1815
1816 s->irq[0] = mpu_int;
1817 s->irq[1] = dsp_int;
1818 s->irq[2] = iva_int;
1819 s->mpu = mpu;
1820 omap_prcm_coldreset(s);
1821
2c9b15ca 1822 memory_region_init_io(&s->iomem0, NULL, &omap_prcm_ops, s, "omap.pcrm0",
011a98a1 1823 omap_l4_region_size(ta, 0));
2c9b15ca 1824 memory_region_init_io(&s->iomem1, NULL, &omap_prcm_ops, s, "omap.pcrm1",
011a98a1 1825 omap_l4_region_size(ta, 1));
f44336c5
AK		 1826 omap_l4_attach(ta, 0, &s->iomem0);
1827 omap_l4_attach(ta, 1, &s->iomem1);
827df9f3
AZ		 1828
1829 return s;
1830}
1831
1832/* System and Pinout control */
1833struct omap_sysctl_s {
827df9f3 1834 struct omap_mpu_state_s *mpu;
011a98a1 1835 MemoryRegion iomem;
827df9f3
AZ		 1836
1837 uint32_t sysconfig;
1838 uint32_t devconfig;
1839 uint32_t psaconfig;
1840 uint32_t padconf[0x45];
1841 uint8_t obs;
1842 uint32_t msuspendmux[5];
1843};
1844
a8170e5e 1845static uint32_t omap_sysctl_read8(void *opaque, hwaddr addr)
f451387a
AZ		 1846{
1847
1848 struct omap_sysctl_s *s = (struct omap_sysctl_s *) opaque;
f451387a
AZ		 1849 int pad_offset, byte_offset;
1850 int value;
1851
8da3ff18 1852 switch (addr) {
f451387a 1853 case 0x030 ... 0x140: /* CONTROL_PADCONF - only used in the POP */
8da3ff18
PB		 1854 pad_offset = (addr - 0x30) >> 2;
1855 byte_offset = (addr - 0x30) & (4 - 1);
f451387a
AZ		 1856
1857 value = s->padconf[pad_offset];
1858 value = (value >> (byte_offset * 8)) & 0xff;
1859
1860 return value;
1861
1862 default:
1863 break;
1864 }
1865
1866 OMAP_BAD_REG(addr);
1867 return 0;
1868}
1869
a8170e5e 1870static uint32_t omap_sysctl_read(void *opaque, hwaddr addr)
827df9f3
AZ		 1871{
1872 struct omap_sysctl_s *s = (struct omap_sysctl_s *) opaque;
827df9f3 1873
8da3ff18 1874 switch (addr) {
827df9f3
AZ		 1875 case 0x000: /* CONTROL_REVISION */
1876 return 0x20;
1877
1878 case 0x010: /* CONTROL_SYSCONFIG */
1879 return s->sysconfig;
1880
1881 case 0x030 ... 0x140: /* CONTROL_PADCONF - only used in the POP */
8da3ff18 1882 return s->padconf[(addr - 0x30) >> 2];
827df9f3
AZ		 1883
1884 case 0x270: /* CONTROL_DEBOBS */
1885 return s->obs;
1886
1887 case 0x274: /* CONTROL_DEVCONF */
1888 return s->devconfig;
1889
1890 case 0x28c: /* CONTROL_EMU_SUPPORT */
1891 return 0;
1892
1893 case 0x290: /* CONTROL_MSUSPENDMUX_0 */
1894 return s->msuspendmux[0];
1895 case 0x294: /* CONTROL_MSUSPENDMUX_1 */
1896 return s->msuspendmux[1];
1897 case 0x298: /* CONTROL_MSUSPENDMUX_2 */
1898 return s->msuspendmux[2];
1899 case 0x29c: /* CONTROL_MSUSPENDMUX_3 */
1900 return s->msuspendmux[3];
1901 case 0x2a0: /* CONTROL_MSUSPENDMUX_4 */
1902 return s->msuspendmux[4];
1903 case 0x2a4: /* CONTROL_MSUSPENDMUX_5 */
1904 return 0;
1905
1906 case 0x2b8: /* CONTROL_PSA_CTRL */
1907 return s->psaconfig;
1908 case 0x2bc: /* CONTROL_PSA_CMD */
1909 case 0x2c0: /* CONTROL_PSA_VALUE */
1910 return 0;
1911
1912 case 0x2b0: /* CONTROL_SEC_CTRL */
1913 return 0x800000f1;
1914 case 0x2d0: /* CONTROL_SEC_EMU */
1915 return 0x80000015;
1916 case 0x2d4: /* CONTROL_SEC_TAP */
1917 return 0x8000007f;
1918 case 0x2b4: /* CONTROL_SEC_TEST */
1919 case 0x2f0: /* CONTROL_SEC_STATUS */
1920 case 0x2f4: /* CONTROL_SEC_ERR_STATUS */
1921 /* Secure mode is not present on general-pusrpose device. Outside
1922 * secure mode these values cannot be read or written. */
1923 return 0;
1924
1925 case 0x2d8: /* CONTROL_OCM_RAM_PERM */
1926 return 0xff;
1927 case 0x2dc: /* CONTROL_OCM_PUB_RAM_ADD */
1928 case 0x2e0: /* CONTROL_EXT_SEC_RAM_START_ADD */
1929 case 0x2e4: /* CONTROL_EXT_SEC_RAM_STOP_ADD */
1930 /* No secure mode so no Extended Secure RAM present. */
1931 return 0;
1932
1933 case 0x2f8: /* CONTROL_STATUS */
1934 /* Device Type => General-purpose */
1935 return 0x0300;
1936 case 0x2fc: /* CONTROL_GENERAL_PURPOSE_STATUS */
1937
1938 case 0x300: /* CONTROL_RPUB_KEY_H_0 */
1939 case 0x304: /* CONTROL_RPUB_KEY_H_1 */
1940 case 0x308: /* CONTROL_RPUB_KEY_H_2 */
1941 case 0x30c: /* CONTROL_RPUB_KEY_H_3 */
1942 return 0xdecafbad;
1943
1944 case 0x310: /* CONTROL_RAND_KEY_0 */
1945 case 0x314: /* CONTROL_RAND_KEY_1 */
1946 case 0x318: /* CONTROL_RAND_KEY_2 */
1947 case 0x31c: /* CONTROL_RAND_KEY_3 */
1948 case 0x320: /* CONTROL_CUST_KEY_0 */
1949 case 0x324: /* CONTROL_CUST_KEY_1 */
1950 case 0x330: /* CONTROL_TEST_KEY_0 */
1951 case 0x334: /* CONTROL_TEST_KEY_1 */
1952 case 0x338: /* CONTROL_TEST_KEY_2 */
1953 case 0x33c: /* CONTROL_TEST_KEY_3 */
1954 case 0x340: /* CONTROL_TEST_KEY_4 */
1955 case 0x344: /* CONTROL_TEST_KEY_5 */
1956 case 0x348: /* CONTROL_TEST_KEY_6 */
1957 case 0x34c: /* CONTROL_TEST_KEY_7 */
1958 case 0x350: /* CONTROL_TEST_KEY_8 */
1959 case 0x354: /* CONTROL_TEST_KEY_9 */
1960 /* Can only be accessed in secure mode and when C_FieldAccEnable
1961 * bit is set in CONTROL_SEC_CTRL.
1962 * TODO: otherwise an interconnect access error is generated. */
1963 return 0;
1964 }
1965
1966 OMAP_BAD_REG(addr);
1967 return 0;
1968}
1969
a8170e5e 1970static void omap_sysctl_write8(void *opaque, hwaddr addr,
f451387a
AZ		 1971 uint32_t value)
1972{
1973 struct omap_sysctl_s *s = (struct omap_sysctl_s *) opaque;
f451387a
AZ		 1974 int pad_offset, byte_offset;
1975 int prev_value;
1976
8da3ff18 1977 switch (addr) {
f451387a 1978 case 0x030 ... 0x140: /* CONTROL_PADCONF - only used in the POP */
8da3ff18
PB		 1979 pad_offset = (addr - 0x30) >> 2;
1980 byte_offset = (addr - 0x30) & (4 - 1);
f451387a
AZ		 1981
1982 prev_value = s->padconf[pad_offset];
1983 prev_value &= ~(0xff << (byte_offset * 8));
1984 prev_value |= ((value & 0x1f1f1f1f) << (byte_offset * 8)) & 0x1f1f1f1f;
1985 s->padconf[pad_offset] = prev_value;
1986 break;
1987
1988 default:
1989 OMAP_BAD_REG(addr);
1990 break;
1991 }
1992}
1993
a8170e5e 1994static void omap_sysctl_write(void *opaque, hwaddr addr,
827df9f3
AZ		 1995 uint32_t value)
1996{
1997 struct omap_sysctl_s *s = (struct omap_sysctl_s *) opaque;
827df9f3 1998
8da3ff18 1999 switch (addr) {
827df9f3
AZ		 2000 case 0x000: /* CONTROL_REVISION */
2001 case 0x2a4: /* CONTROL_MSUSPENDMUX_5 */
2002 case 0x2c0: /* CONTROL_PSA_VALUE */
2003 case 0x2f8: /* CONTROL_STATUS */
2004 case 0x2fc: /* CONTROL_GENERAL_PURPOSE_STATUS */
2005 case 0x300: /* CONTROL_RPUB_KEY_H_0 */
2006 case 0x304: /* CONTROL_RPUB_KEY_H_1 */
2007 case 0x308: /* CONTROL_RPUB_KEY_H_2 */
2008 case 0x30c: /* CONTROL_RPUB_KEY_H_3 */
2009 case 0x310: /* CONTROL_RAND_KEY_0 */
2010 case 0x314: /* CONTROL_RAND_KEY_1 */
2011 case 0x318: /* CONTROL_RAND_KEY_2 */
2012 case 0x31c: /* CONTROL_RAND_KEY_3 */
2013 case 0x320: /* CONTROL_CUST_KEY_0 */
2014 case 0x324: /* CONTROL_CUST_KEY_1 */
2015 case 0x330: /* CONTROL_TEST_KEY_0 */
2016 case 0x334: /* CONTROL_TEST_KEY_1 */
2017 case 0x338: /* CONTROL_TEST_KEY_2 */
2018 case 0x33c: /* CONTROL_TEST_KEY_3 */
2019 case 0x340: /* CONTROL_TEST_KEY_4 */
2020 case 0x344: /* CONTROL_TEST_KEY_5 */
2021 case 0x348: /* CONTROL_TEST_KEY_6 */
2022 case 0x34c: /* CONTROL_TEST_KEY_7 */
2023 case 0x350: /* CONTROL_TEST_KEY_8 */
2024 case 0x354: /* CONTROL_TEST_KEY_9 */
2025 OMAP_RO_REG(addr);
2026 return;
2027
2028 case 0x010: /* CONTROL_SYSCONFIG */
2029 s->sysconfig = value & 0x1e;
2030 break;
2031
2032 case 0x030 ... 0x140: /* CONTROL_PADCONF - only used in the POP */
2033 /* XXX: should check constant bits */
8da3ff18 2034 s->padconf[(addr - 0x30) >> 2] = value & 0x1f1f1f1f;
827df9f3
AZ		 2035 break;
2036
2037 case 0x270: /* CONTROL_DEBOBS */
2038 s->obs = value & 0xff;
2039 break;
2040
2041 case 0x274: /* CONTROL_DEVCONF */
2042 s->devconfig = value & 0xffffc7ff;
2043 break;
2044
2045 case 0x28c: /* CONTROL_EMU_SUPPORT */
2046 break;
2047
2048 case 0x290: /* CONTROL_MSUSPENDMUX_0 */
2049 s->msuspendmux[0] = value & 0x3fffffff;
2050 break;
2051 case 0x294: /* CONTROL_MSUSPENDMUX_1 */
2052 s->msuspendmux[1] = value & 0x3fffffff;
2053 break;
2054 case 0x298: /* CONTROL_MSUSPENDMUX_2 */
2055 s->msuspendmux[2] = value & 0x3fffffff;
2056 break;
2057 case 0x29c: /* CONTROL_MSUSPENDMUX_3 */
2058 s->msuspendmux[3] = value & 0x3fffffff;
2059 break;
2060 case 0x2a0: /* CONTROL_MSUSPENDMUX_4 */
2061 s->msuspendmux[4] = value & 0x3fffffff;
2062 break;
2063
2064 case 0x2b8: /* CONTROL_PSA_CTRL */
2065 s->psaconfig = value & 0x1c;
2066 s->psaconfig |= (value & 0x20) ? 2 : 1;
2067 break;
2068 case 0x2bc: /* CONTROL_PSA_CMD */
2069 break;
2070
2071 case 0x2b0: /* CONTROL_SEC_CTRL */
2072 case 0x2b4: /* CONTROL_SEC_TEST */
2073 case 0x2d0: /* CONTROL_SEC_EMU */
2074 case 0x2d4: /* CONTROL_SEC_TAP */
2075 case 0x2d8: /* CONTROL_OCM_RAM_PERM */
2076 case 0x2dc: /* CONTROL_OCM_PUB_RAM_ADD */
2077 case 0x2e0: /* CONTROL_EXT_SEC_RAM_START_ADD */
2078 case 0x2e4: /* CONTROL_EXT_SEC_RAM_STOP_ADD */
2079 case 0x2f0: /* CONTROL_SEC_STATUS */
2080 case 0x2f4: /* CONTROL_SEC_ERR_STATUS */
2081 break;
2082
2083 default:
2084 OMAP_BAD_REG(addr);
2085 return;
2086 }
2087}
2088
011a98a1
AK		 2089static const MemoryRegionOps omap_sysctl_ops = {
2090 .old_mmio = {
2091 .read = {
2092 omap_sysctl_read8,
2093 omap_badwidth_read32, /* TODO */
2094 omap_sysctl_read,
2095 },
2096 .write = {
2097 omap_sysctl_write8,
2098 omap_badwidth_write32, /* TODO */
2099 omap_sysctl_write,
2100 },
2101 },
2102 .endianness = DEVICE_NATIVE_ENDIAN,
827df9f3
AZ		 2103};
2104
2105static void omap_sysctl_reset(struct omap_sysctl_s *s)
2106{
2107 /* (power-on reset) */
2108 s->sysconfig = 0;
2109 s->obs = 0;
2110 s->devconfig = 0x0c000000;
2111 s->msuspendmux[0] = 0x00000000;
2112 s->msuspendmux[1] = 0x00000000;
2113 s->msuspendmux[2] = 0x00000000;
2114 s->msuspendmux[3] = 0x00000000;
2115 s->msuspendmux[4] = 0x00000000;
2116 s->psaconfig = 1;
2117
2118 s->padconf[0x00] = 0x000f0f0f;
2119 s->padconf[0x01] = 0x00000000;
2120 s->padconf[0x02] = 0x00000000;
2121 s->padconf[0x03] = 0x00000000;
2122 s->padconf[0x04] = 0x00000000;
2123 s->padconf[0x05] = 0x00000000;
2124 s->padconf[0x06] = 0x00000000;
2125 s->padconf[0x07] = 0x00000000;
2126 s->padconf[0x08] = 0x08080800;
2127 s->padconf[0x09] = 0x08080808;
2128 s->padconf[0x0a] = 0x08080808;
2129 s->padconf[0x0b] = 0x08080808;
2130 s->padconf[0x0c] = 0x08080808;
2131 s->padconf[0x0d] = 0x08080800;
2132 s->padconf[0x0e] = 0x08080808;
2133 s->padconf[0x0f] = 0x08080808;
2134 s->padconf[0x10] = 0x18181808; /* | 0x07070700 if SBoot3 */
2135 s->padconf[0x11] = 0x18181818; /* | 0x07070707 if SBoot3 */
2136 s->padconf[0x12] = 0x18181818; /* | 0x07070707 if SBoot3 */
2137 s->padconf[0x13] = 0x18181818; /* | 0x07070707 if SBoot3 */
2138 s->padconf[0x14] = 0x18181818; /* | 0x00070707 if SBoot3 */
2139 s->padconf[0x15] = 0x18181818;
2140 s->padconf[0x16] = 0x18181818; /* | 0x07000000 if SBoot3 */
2141 s->padconf[0x17] = 0x1f001f00;
2142 s->padconf[0x18] = 0x1f1f1f1f;
2143 s->padconf[0x19] = 0x00000000;
2144 s->padconf[0x1a] = 0x1f180000;
2145 s->padconf[0x1b] = 0x00001f1f;
2146 s->padconf[0x1c] = 0x1f001f00;
2147 s->padconf[0x1d] = 0x00000000;
2148 s->padconf[0x1e] = 0x00000000;
2149 s->padconf[0x1f] = 0x08000000;
2150 s->padconf[0x20] = 0x08080808;
2151 s->padconf[0x21] = 0x08080808;
2152 s->padconf[0x22] = 0x0f080808;
2153 s->padconf[0x23] = 0x0f0f0f0f;
2154 s->padconf[0x24] = 0x000f0f0f;
2155 s->padconf[0x25] = 0x1f1f1f0f;
2156 s->padconf[0x26] = 0x080f0f1f;
2157 s->padconf[0x27] = 0x070f1808;
2158 s->padconf[0x28] = 0x0f070707;
2159 s->padconf[0x29] = 0x000f0f1f;
2160 s->padconf[0x2a] = 0x0f0f0f1f;
2161 s->padconf[0x2b] = 0x08000000;
2162 s->padconf[0x2c] = 0x0000001f;
2163 s->padconf[0x2d] = 0x0f0f1f00;
2164 s->padconf[0x2e] = 0x1f1f0f0f;
2165 s->padconf[0x2f] = 0x0f1f1f1f;
2166 s->padconf[0x30] = 0x0f0f0f0f;
2167 s->padconf[0x31] = 0x0f1f0f1f;
2168 s->padconf[0x32] = 0x0f0f0f0f;
2169 s->padconf[0x33] = 0x0f1f0f1f;
2170 s->padconf[0x34] = 0x1f1f0f0f;
2171 s->padconf[0x35] = 0x0f0f1f1f;
2172 s->padconf[0x36] = 0x0f0f1f0f;
2173 s->padconf[0x37] = 0x0f0f0f0f;
2174 s->padconf[0x38] = 0x1f18180f;
2175 s->padconf[0x39] = 0x1f1f1f1f;
2176 s->padconf[0x3a] = 0x00001f1f;
2177 s->padconf[0x3b] = 0x00000000;
2178 s->padconf[0x3c] = 0x00000000;
2179 s->padconf[0x3d] = 0x0f0f0f0f;
2180 s->padconf[0x3e] = 0x18000f0f;
2181 s->padconf[0x3f] = 0x00070000;
2182 s->padconf[0x40] = 0x00000707;
2183 s->padconf[0x41] = 0x0f1f0700;
2184 s->padconf[0x42] = 0x1f1f070f;
2185 s->padconf[0x43] = 0x0008081f;
2186 s->padconf[0x44] = 0x00000800;
2187}
2188
c1ff227b 2189static struct omap_sysctl_s *omap_sysctl_init(struct omap_target_agent_s *ta,
827df9f3
AZ		 2190 omap_clk iclk, struct omap_mpu_state_s *mpu)
2191{
b45c03f5 2192 struct omap_sysctl_s *s = g_new0(struct omap_sysctl_s, 1);
827df9f3
AZ		 2193
2194 s->mpu = mpu;
2195 omap_sysctl_reset(s);
2196
2c9b15ca 2197 memory_region_init_io(&s->iomem, NULL, &omap_sysctl_ops, s, "omap.sysctl",
011a98a1 2198 omap_l4_region_size(ta, 0));
f44336c5 2199 omap_l4_attach(ta, 0, &s->iomem);
827df9f3
AZ		 2200
2201 return s;
2202}
2203
827df9f3
AZ		 2204/* General chip reset */
2205static void omap2_mpu_reset(void *opaque)
2206{
2207 struct omap_mpu_state_s *mpu = (struct omap_mpu_state_s *) opaque;
2208
827df9f3
AZ		 2209 omap_dma_reset(mpu->dma);
2210 omap_prcm_reset(mpu->prcm);
2211 omap_sysctl_reset(mpu->sysc);
2212 omap_gp_timer_reset(mpu->gptimer[0]);
2213 omap_gp_timer_reset(mpu->gptimer[1]);
2214 omap_gp_timer_reset(mpu->gptimer[2]);
2215 omap_gp_timer_reset(mpu->gptimer[3]);
2216 omap_gp_timer_reset(mpu->gptimer[4]);
2217 omap_gp_timer_reset(mpu->gptimer[5]);
2218 omap_gp_timer_reset(mpu->gptimer[6]);
2219 omap_gp_timer_reset(mpu->gptimer[7]);
2220 omap_gp_timer_reset(mpu->gptimer[8]);
2221 omap_gp_timer_reset(mpu->gptimer[9]);
2222 omap_gp_timer_reset(mpu->gptimer[10]);
2223 omap_gp_timer_reset(mpu->gptimer[11]);
011d87d0 2224 omap_synctimer_reset(mpu->synctimer);
827df9f3
AZ		 2225 omap_sdrc_reset(mpu->sdrc);
2226 omap_gpmc_reset(mpu->gpmc);
2227 omap_dss_reset(mpu->dss);
2228 omap_uart_reset(mpu->uart[0]);
2229 omap_uart_reset(mpu->uart[1]);
2230 omap_uart_reset(mpu->uart[2]);
2231 omap_mmc_reset(mpu->mmc);
827df9f3
AZ		 2232 omap_mcspi_reset(mpu->mcspi[0]);
2233 omap_mcspi_reset(mpu->mcspi[1]);
5f4ef08b 2234 cpu_reset(CPU(mpu->cpu));
827df9f3
AZ		 2235}
2236
2237static int omap2_validate_addr(struct omap_mpu_state_s *s,
a8170e5e 2238 hwaddr addr)
827df9f3
AZ		 2239{
2240 return 1;
2241}
2242
2243static const struct dma_irq_map omap2_dma_irq_map[] = {
2244 { 0, OMAP_INT_24XX_SDMA_IRQ0 },
2245 { 0, OMAP_INT_24XX_SDMA_IRQ1 },
2246 { 0, OMAP_INT_24XX_SDMA_IRQ2 },
2247 { 0, OMAP_INT_24XX_SDMA_IRQ3 },
2248};
2249
aee39503
AK		 2250struct omap_mpu_state_s *omap2420_mpu_init(MemoryRegion *sysmem,
2251 unsigned long sdram_size,
3023f332 2252 const char *core)
827df9f3 2253{
b45c03f5 2254 struct omap_mpu_state_s *s = g_new0(struct omap_mpu_state_s, 1);
827df9f3 2255 qemu_irq dma_irqs[4];
751c6a17 2256 DriveInfo *dinfo;
827df9f3 2257 int i;
77831c20
JR		 2258 SysBusDevice *busdev;
2259 struct omap_target_agent_s *ta;
827df9f3
AZ		 2260
2261 /* Core */
2262 s->mpu_model = omap2420;
5f4ef08b
AF		 2263 s->cpu = cpu_arm_init(core ?: "arm1136-r2");
2264 if (s->cpu == NULL) {
827df9f3
AZ		 2265 fprintf(stderr, "Unable to find CPU definition\n");
2266 exit(1);
2267 }
2268 s->sdram_size = sdram_size;
2269 s->sram_size = OMAP242X_SRAM_SIZE;
2270
f3c7d038 2271 s->wakeup = qemu_allocate_irq(omap_mpu_wakeup, s, 0);
827df9f3
AZ		 2272
2273 /* Clocks */
2274 omap_clk_init(s);
2275
2276 /* Memory-mapped stuff */
c8623c02
DM		 2277 memory_region_allocate_system_memory(&s->sdram, NULL, "omap2.dram",
2278 s->sdram_size);
011a98a1 2279 memory_region_add_subregion(sysmem, OMAP2_Q2_BASE, &s->sdram);
49946538 2280 memory_region_init_ram(&s->sram, NULL, "omap2.sram", s->sram_size,
f8ed85ac 2281 &error_fatal);
c5705a77 2282 vmstate_register_ram_global(&s->sram);
011a98a1 2283 memory_region_add_subregion(sysmem, OMAP2_SRAM_BASE, &s->sram);
827df9f3 2284
f3226149 2285 s->l4 = omap_l4_init(sysmem, OMAP2_L4_BASE, 54);
827df9f3
AZ		 2286
2287 /* Actually mapped at any 2K boundary in the ARM11 private-peripheral if */
0919ac78
PM		 2288 s->ih[0] = qdev_create(NULL, "omap2-intc");
2289 qdev_prop_set_uint8(s->ih[0], "revision", 0x21);
2290 qdev_prop_set_ptr(s->ih[0], "fclk", omap_findclk(s, "mpu_intc_fclk"));
2291 qdev_prop_set_ptr(s->ih[0], "iclk", omap_findclk(s, "mpu_intc_iclk"));
2292 qdev_init_nofail(s->ih[0]);
1356b98d 2293 busdev = SYS_BUS_DEVICE(s->ih[0]);
437f0f10
PM		 2294 sysbus_connect_irq(busdev, 0,
2295 qdev_get_gpio_in(DEVICE(s->cpu), ARM_CPU_IRQ));
2296 sysbus_connect_irq(busdev, 1,
2297 qdev_get_gpio_in(DEVICE(s->cpu), ARM_CPU_FIQ));
0919ac78 2298 sysbus_mmio_map(busdev, 0, 0x480fe000);
827df9f3 2299 s->prcm = omap_prcm_init(omap_l4tao(s->l4, 3),
0919ac78
PM		 2300 qdev_get_gpio_in(s->ih[0],
2301 OMAP_INT_24XX_PRCM_MPU_IRQ),
2302 NULL, NULL, s);
827df9f3
AZ		 2303
2304 s->sysc = omap_sysctl_init(omap_l4tao(s->l4, 1),
2305 omap_findclk(s, "omapctrl_iclk"), s);
2306
0919ac78
PM		 2307 for (i = 0; i < 4; i++) {
2308 dma_irqs[i] = qdev_get_gpio_in(s->ih[omap2_dma_irq_map[i].ih],
2309 omap2_dma_irq_map[i].intr);
2310 }
7405165e 2311 s->dma = omap_dma4_init(0x48056000, dma_irqs, sysmem, s, 256, 32,
827df9f3
AZ		 2312 omap_findclk(s, "sdma_iclk"),
2313 omap_findclk(s, "sdma_fclk"));
2314 s->port->addr_valid = omap2_validate_addr;
2315
afbb5194 2316 /* Register SDRAM and SRAM ports for fast DMA transfers. */
011a98a1 2317 soc_dma_port_add_mem(s->dma, memory_region_get_ram_ptr(&s->sdram),
90aeba9d 2318 OMAP2_Q2_BASE, s->sdram_size);
011a98a1 2319 soc_dma_port_add_mem(s->dma, memory_region_get_ram_ptr(&s->sram),
90aeba9d 2320 OMAP2_SRAM_BASE, s->sram_size);
afbb5194 2321
aee39503 2322 s->uart[0] = omap2_uart_init(sysmem, omap_l4ta(s->l4, 19),
0919ac78
PM		 2323 qdev_get_gpio_in(s->ih[0],
2324 OMAP_INT_24XX_UART1_IRQ),
827df9f3
AZ		 2325 omap_findclk(s, "uart1_fclk"),
2326 omap_findclk(s, "uart1_iclk"),
2327 s->drq[OMAP24XX_DMA_UART1_TX],
6a8aabd3
SW		 2328 s->drq[OMAP24XX_DMA_UART1_RX],
2329 "uart1",
2330 serial_hds[0]);
aee39503 2331 s->uart[1] = omap2_uart_init(sysmem, omap_l4ta(s->l4, 20),
0919ac78
PM		 2332 qdev_get_gpio_in(s->ih[0],
2333 OMAP_INT_24XX_UART2_IRQ),
827df9f3
AZ		 2334 omap_findclk(s, "uart2_fclk"),
2335 omap_findclk(s, "uart2_iclk"),
2336 s->drq[OMAP24XX_DMA_UART2_TX],
2337 s->drq[OMAP24XX_DMA_UART2_RX],
6a8aabd3 2338 "uart2",
b9d38e95 2339 serial_hds[0] ? serial_hds[1] : NULL);
aee39503 2340 s->uart[2] = omap2_uart_init(sysmem, omap_l4ta(s->l4, 21),
0919ac78
PM		 2341 qdev_get_gpio_in(s->ih[0],
2342 OMAP_INT_24XX_UART3_IRQ),
827df9f3
AZ		 2343 omap_findclk(s, "uart3_fclk"),
2344 omap_findclk(s, "uart3_iclk"),
2345 s->drq[OMAP24XX_DMA_UART3_TX],
2346 s->drq[OMAP24XX_DMA_UART3_RX],
6a8aabd3 2347 "uart3",
b9d38e95 2348 serial_hds[0] && serial_hds[1] ? serial_hds[2] : NULL);
827df9f3
AZ		 2349
2350 s->gptimer[0] = omap_gp_timer_init(omap_l4ta(s->l4, 7),
0919ac78 2351 qdev_get_gpio_in(s->ih[0], OMAP_INT_24XX_GPTIMER1),
827df9f3
AZ		 2352 omap_findclk(s, "wu_gpt1_clk"),
2353 omap_findclk(s, "wu_l4_iclk"));
2354 s->gptimer[1] = omap_gp_timer_init(omap_l4ta(s->l4, 8),
0919ac78 2355 qdev_get_gpio_in(s->ih[0], OMAP_INT_24XX_GPTIMER2),
827df9f3
AZ		 2356 omap_findclk(s, "core_gpt2_clk"),
2357 omap_findclk(s, "core_l4_iclk"));
2358 s->gptimer[2] = omap_gp_timer_init(omap_l4ta(s->l4, 22),
0919ac78 2359 qdev_get_gpio_in(s->ih[0], OMAP_INT_24XX_GPTIMER3),
827df9f3
AZ		 2360 omap_findclk(s, "core_gpt3_clk"),
2361 omap_findclk(s, "core_l4_iclk"));
2362 s->gptimer[3] = omap_gp_timer_init(omap_l4ta(s->l4, 23),
0919ac78 2363 qdev_get_gpio_in(s->ih[0], OMAP_INT_24XX_GPTIMER4),
827df9f3
AZ		 2364 omap_findclk(s, "core_gpt4_clk"),
2365 omap_findclk(s, "core_l4_iclk"));
2366 s->gptimer[4] = omap_gp_timer_init(omap_l4ta(s->l4, 24),
0919ac78 2367 qdev_get_gpio_in(s->ih[0], OMAP_INT_24XX_GPTIMER5),
827df9f3
AZ		 2368 omap_findclk(s, "core_gpt5_clk"),
2369 omap_findclk(s, "core_l4_iclk"));
2370 s->gptimer[5] = omap_gp_timer_init(omap_l4ta(s->l4, 25),
0919ac78 2371 qdev_get_gpio_in(s->ih[0], OMAP_INT_24XX_GPTIMER6),
827df9f3
AZ		 2372 omap_findclk(s, "core_gpt6_clk"),
2373 omap_findclk(s, "core_l4_iclk"));
2374 s->gptimer[6] = omap_gp_timer_init(omap_l4ta(s->l4, 26),
0919ac78 2375 qdev_get_gpio_in(s->ih[0], OMAP_INT_24XX_GPTIMER7),
827df9f3
AZ		 2376 omap_findclk(s, "core_gpt7_clk"),
2377 omap_findclk(s, "core_l4_iclk"));
2378 s->gptimer[7] = omap_gp_timer_init(omap_l4ta(s->l4, 27),
0919ac78 2379 qdev_get_gpio_in(s->ih[0], OMAP_INT_24XX_GPTIMER8),
827df9f3
AZ		 2380 omap_findclk(s, "core_gpt8_clk"),
2381 omap_findclk(s, "core_l4_iclk"));
2382 s->gptimer[8] = omap_gp_timer_init(omap_l4ta(s->l4, 28),
0919ac78 2383 qdev_get_gpio_in(s->ih[0], OMAP_INT_24XX_GPTIMER9),
827df9f3
AZ		 2384 omap_findclk(s, "core_gpt9_clk"),
2385 omap_findclk(s, "core_l4_iclk"));
2386 s->gptimer[9] = omap_gp_timer_init(omap_l4ta(s->l4, 29),
0919ac78 2387 qdev_get_gpio_in(s->ih[0], OMAP_INT_24XX_GPTIMER10),
827df9f3
AZ		 2388 omap_findclk(s, "core_gpt10_clk"),
2389 omap_findclk(s, "core_l4_iclk"));
2390 s->gptimer[10] = omap_gp_timer_init(omap_l4ta(s->l4, 30),
0919ac78 2391 qdev_get_gpio_in(s->ih[0], OMAP_INT_24XX_GPTIMER11),
827df9f3
AZ		 2392 omap_findclk(s, "core_gpt11_clk"),
2393 omap_findclk(s, "core_l4_iclk"));
2394 s->gptimer[11] = omap_gp_timer_init(omap_l4ta(s->l4, 31),
0919ac78 2395 qdev_get_gpio_in(s->ih[0], OMAP_INT_24XX_GPTIMER12),
827df9f3
AZ		 2396 omap_findclk(s, "core_gpt12_clk"),
2397 omap_findclk(s, "core_l4_iclk"));
2398
2399 omap_tap_init(omap_l4ta(s->l4, 2), s);
2400
011d87d0 2401 s->synctimer = omap_synctimer_init(omap_l4tao(s->l4, 2), s,
827df9f3
AZ		 2402 omap_findclk(s, "clk32-kHz"),
2403 omap_findclk(s, "core_l4_iclk"));
2404
54e17933
JR		 2405 s->i2c[0] = qdev_create(NULL, "omap_i2c");
2406 qdev_prop_set_uint8(s->i2c[0], "revision", 0x34);
2407 qdev_prop_set_ptr(s->i2c[0], "iclk", omap_findclk(s, "i2c1.iclk"));
2408 qdev_prop_set_ptr(s->i2c[0], "fclk", omap_findclk(s, "i2c1.fclk"));
2409 qdev_init_nofail(s->i2c[0]);
1356b98d 2410 busdev = SYS_BUS_DEVICE(s->i2c[0]);
54e17933
JR		 2411 sysbus_connect_irq(busdev, 0,
2412 qdev_get_gpio_in(s->ih[0], OMAP_INT_24XX_I2C1_IRQ));
2413 sysbus_connect_irq(busdev, 1, s->drq[OMAP24XX_DMA_I2C1_TX]);
2414 sysbus_connect_irq(busdev, 2, s->drq[OMAP24XX_DMA_I2C1_RX]);
2415 sysbus_mmio_map(busdev, 0, omap_l4_region_base(omap_l4tao(s->l4, 5), 0));
2416
2417 s->i2c[1] = qdev_create(NULL, "omap_i2c");
2418 qdev_prop_set_uint8(s->i2c[1], "revision", 0x34);
2419 qdev_prop_set_ptr(s->i2c[1], "iclk", omap_findclk(s, "i2c2.iclk"));
2420 qdev_prop_set_ptr(s->i2c[1], "fclk", omap_findclk(s, "i2c2.fclk"));
2421 qdev_init_nofail(s->i2c[1]);
1356b98d 2422 busdev = SYS_BUS_DEVICE(s->i2c[1]);
54e17933
JR		 2423 sysbus_connect_irq(busdev, 0,
2424 qdev_get_gpio_in(s->ih[0], OMAP_INT_24XX_I2C2_IRQ));
2425 sysbus_connect_irq(busdev, 1, s->drq[OMAP24XX_DMA_I2C2_TX]);
2426 sysbus_connect_irq(busdev, 2, s->drq[OMAP24XX_DMA_I2C2_RX]);
2427 sysbus_mmio_map(busdev, 0, omap_l4_region_base(omap_l4tao(s->l4, 6), 0));
827df9f3 2428
77831c20
JR		 2429 s->gpio = qdev_create(NULL, "omap2-gpio");
2430 qdev_prop_set_int32(s->gpio, "mpu_model", s->mpu_model);
2431 qdev_prop_set_ptr(s->gpio, "iclk", omap_findclk(s, "gpio_iclk"));
2432 qdev_prop_set_ptr(s->gpio, "fclk0", omap_findclk(s, "gpio1_dbclk"));
2433 qdev_prop_set_ptr(s->gpio, "fclk1", omap_findclk(s, "gpio2_dbclk"));
2434 qdev_prop_set_ptr(s->gpio, "fclk2", omap_findclk(s, "gpio3_dbclk"));
2435 qdev_prop_set_ptr(s->gpio, "fclk3", omap_findclk(s, "gpio4_dbclk"));
2436 if (s->mpu_model == omap2430) {
2437 qdev_prop_set_ptr(s->gpio, "fclk4", omap_findclk(s, "gpio5_dbclk"));
2438 }
2439 qdev_init_nofail(s->gpio);
1356b98d 2440 busdev = SYS_BUS_DEVICE(s->gpio);
0919ac78
PM		 2441 sysbus_connect_irq(busdev, 0,
2442 qdev_get_gpio_in(s->ih[0], OMAP_INT_24XX_GPIO_BANK1));
2443 sysbus_connect_irq(busdev, 3,
2444 qdev_get_gpio_in(s->ih[0], OMAP_INT_24XX_GPIO_BANK2));
2445 sysbus_connect_irq(busdev, 6,
2446 qdev_get_gpio_in(s->ih[0], OMAP_INT_24XX_GPIO_BANK3));
2447 sysbus_connect_irq(busdev, 9,
2448 qdev_get_gpio_in(s->ih[0], OMAP_INT_24XX_GPIO_BANK4));
f45b885f
PM		 2449 if (s->mpu_model == omap2430) {
2450 sysbus_connect_irq(busdev, 12,
2451 qdev_get_gpio_in(s->ih[0],
2452 OMAP_INT_243X_GPIO_BANK5));
2453 }
77831c20
JR		 2454 ta = omap_l4ta(s->l4, 3);
2455 sysbus_mmio_map(busdev, 0, omap_l4_region_base(ta, 1));
2456 sysbus_mmio_map(busdev, 1, omap_l4_region_base(ta, 0));
2457 sysbus_mmio_map(busdev, 2, omap_l4_region_base(ta, 2));
2458 sysbus_mmio_map(busdev, 3, omap_l4_region_base(ta, 4));
2459 sysbus_mmio_map(busdev, 4, omap_l4_region_base(ta, 5));
827df9f3 2460
6a0148e7 2461 s->sdrc = omap_sdrc_init(sysmem, 0x68009000);
0919ac78
PM		 2462 s->gpmc = omap_gpmc_init(s, 0x6800a000,
2463 qdev_get_gpio_in(s->ih[0], OMAP_INT_24XX_GPMC_IRQ),
eee0a1c6 2464 s->drq[OMAP24XX_DMA_GPMC]);
827df9f3 2465
751c6a17
GH		 2466 dinfo = drive_get(IF_SD, 0, 0);
2467 if (!dinfo) {
827df9f3
AZ		 2468 fprintf(stderr, "qemu: missing SecureDigital device\n");
2469 exit(1);
2470 }
fa1d36df 2471 s->mmc = omap2_mmc_init(omap_l4tao(s->l4, 9),
4be74634 2472 blk_by_legacy_dinfo(dinfo),
0919ac78 2473 qdev_get_gpio_in(s->ih[0], OMAP_INT_24XX_MMC_IRQ),
827df9f3
AZ		 2474 &s->drq[OMAP24XX_DMA_MMC1_TX],
2475 omap_findclk(s, "mmc_fclk"), omap_findclk(s, "mmc_iclk"));
2476
2477 s->mcspi[0] = omap_mcspi_init(omap_l4ta(s->l4, 35), 4,
0919ac78 2478 qdev_get_gpio_in(s->ih[0], OMAP_INT_24XX_MCSPI1_IRQ),
827df9f3
AZ		 2479 &s->drq[OMAP24XX_DMA_SPI1_TX0],
2480 omap_findclk(s, "spi1_fclk"),
2481 omap_findclk(s, "spi1_iclk"));
2482 s->mcspi[1] = omap_mcspi_init(omap_l4ta(s->l4, 36), 2,
0919ac78 2483 qdev_get_gpio_in(s->ih[0], OMAP_INT_24XX_MCSPI2_IRQ),
827df9f3
AZ		 2484 &s->drq[OMAP24XX_DMA_SPI2_TX0],
2485 omap_findclk(s, "spi2_fclk"),
2486 omap_findclk(s, "spi2_iclk"));
2487
4852e5d8 2488 s->dss = omap_dss_init(omap_l4ta(s->l4, 10), sysmem, 0x68000800,
827df9f3 2489 /* XXX wire M_IRQ_25, D_L2_IRQ_30 and I_IRQ_13 together */
0919ac78
PM		 2490 qdev_get_gpio_in(s->ih[0], OMAP_INT_24XX_DSS_IRQ),
2491 s->drq[OMAP24XX_DMA_DSS],
827df9f3
AZ		 2492 omap_findclk(s, "dss_clk1"), omap_findclk(s, "dss_clk2"),
2493 omap_findclk(s, "dss_54m_clk"),
2494 omap_findclk(s, "dss_l3_iclk"),
2495 omap_findclk(s, "dss_l4_iclk"));
2496
9bac7d6c 2497 omap_sti_init(omap_l4ta(s->l4, 18), sysmem, 0x54000000,
0919ac78
PM		 2498 qdev_get_gpio_in(s->ih[0], OMAP_INT_24XX_STI),
2499 omap_findclk(s, "emul_ck"),
54585ffe 2500 serial_hds[0] && serial_hds[1] && serial_hds[2] ?
b9d38e95 2501 serial_hds[3] : NULL);
54585ffe 2502
99570a40 2503 s->eac = omap_eac_init(omap_l4ta(s->l4, 32),
0919ac78 2504 qdev_get_gpio_in(s->ih[0], OMAP_INT_24XX_EAC_IRQ),
99570a40
AZ		 2505 /* Ten consecutive lines */
2506 &s->drq[OMAP24XX_DMA_EAC_AC_RD],
2507 omap_findclk(s, "func_96m_clk"),
2508 omap_findclk(s, "core_l4_iclk"));
2509
827df9f3
AZ		 2510 /* All register mappings (includin those not currenlty implemented):
2511 * SystemControlMod 48000000 - 48000fff
2512 * SystemControlL4 48001000 - 48001fff
2513 * 32kHz Timer Mod 48004000 - 48004fff
2514 * 32kHz Timer L4 48005000 - 48005fff
2515 * PRCM ModA 48008000 - 480087ff
2516 * PRCM ModB 48008800 - 48008fff
2517 * PRCM L4 48009000 - 48009fff
2518 * TEST-BCM Mod 48012000 - 48012fff
2519 * TEST-BCM L4 48013000 - 48013fff
2520 * TEST-TAP Mod 48014000 - 48014fff
2521 * TEST-TAP L4 48015000 - 48015fff
2522 * GPIO1 Mod 48018000 - 48018fff
2523 * GPIO Top 48019000 - 48019fff
2524 * GPIO2 Mod 4801a000 - 4801afff
2525 * GPIO L4 4801b000 - 4801bfff
2526 * GPIO3 Mod 4801c000 - 4801cfff
2527 * GPIO4 Mod 4801e000 - 4801efff
2528 * WDTIMER1 Mod 48020000 - 48010fff
2529 * WDTIMER Top 48021000 - 48011fff
2530 * WDTIMER2 Mod 48022000 - 48012fff
2531 * WDTIMER L4 48023000 - 48013fff
2532 * WDTIMER3 Mod 48024000 - 48014fff
2533 * WDTIMER3 L4 48025000 - 48015fff
2534 * WDTIMER4 Mod 48026000 - 48016fff
2535 * WDTIMER4 L4 48027000 - 48017fff
2536 * GPTIMER1 Mod 48028000 - 48018fff
2537 * GPTIMER1 L4 48029000 - 48019fff
2538 * GPTIMER2 Mod 4802a000 - 4801afff
2539 * GPTIMER2 L4 4802b000 - 4801bfff
2540 * L4-Config AP 48040000 - 480407ff
2541 * L4-Config IP 48040800 - 48040fff
2542 * L4-Config LA 48041000 - 48041fff
2543 * ARM11ETB Mod 48048000 - 48049fff
2544 * ARM11ETB L4 4804a000 - 4804afff
2545 * DISPLAY Top 48050000 - 480503ff
2546 * DISPLAY DISPC 48050400 - 480507ff
2547 * DISPLAY RFBI 48050800 - 48050bff
2548 * DISPLAY VENC 48050c00 - 48050fff
2549 * DISPLAY L4 48051000 - 48051fff
2550 * CAMERA Top 48052000 - 480523ff
2551 * CAMERA core 48052400 - 480527ff
2552 * CAMERA DMA 48052800 - 48052bff
2553 * CAMERA MMU 48052c00 - 48052fff
2554 * CAMERA L4 48053000 - 48053fff
2555 * SDMA Mod 48056000 - 48056fff
2556 * SDMA L4 48057000 - 48057fff
2557 * SSI Top 48058000 - 48058fff
2558 * SSI GDD 48059000 - 48059fff
2559 * SSI Port1 4805a000 - 4805afff
2560 * SSI Port2 4805b000 - 4805bfff
2561 * SSI L4 4805c000 - 4805cfff
2562 * USB Mod 4805e000 - 480fefff
2563 * USB L4 4805f000 - 480fffff
2564 * WIN_TRACER1 Mod 48060000 - 48060fff
2565 * WIN_TRACER1 L4 48061000 - 48061fff
2566 * WIN_TRACER2 Mod 48062000 - 48062fff
2567 * WIN_TRACER2 L4 48063000 - 48063fff
2568 * WIN_TRACER3 Mod 48064000 - 48064fff
2569 * WIN_TRACER3 L4 48065000 - 48065fff
2570 * WIN_TRACER4 Top 48066000 - 480660ff
2571 * WIN_TRACER4 ETT 48066100 - 480661ff
2572 * WIN_TRACER4 WT 48066200 - 480662ff
2573 * WIN_TRACER4 L4 48067000 - 48067fff
2574 * XTI Mod 48068000 - 48068fff
2575 * XTI L4 48069000 - 48069fff
2576 * UART1 Mod 4806a000 - 4806afff
2577 * UART1 L4 4806b000 - 4806bfff
2578 * UART2 Mod 4806c000 - 4806cfff
2579 * UART2 L4 4806d000 - 4806dfff
2580 * UART3 Mod 4806e000 - 4806efff
2581 * UART3 L4 4806f000 - 4806ffff
2582 * I2C1 Mod 48070000 - 48070fff
2583 * I2C1 L4 48071000 - 48071fff
2584 * I2C2 Mod 48072000 - 48072fff
2585 * I2C2 L4 48073000 - 48073fff
2586 * McBSP1 Mod 48074000 - 48074fff
2587 * McBSP1 L4 48075000 - 48075fff
2588 * McBSP2 Mod 48076000 - 48076fff
2589 * McBSP2 L4 48077000 - 48077fff
2590 * GPTIMER3 Mod 48078000 - 48078fff
2591 * GPTIMER3 L4 48079000 - 48079fff
2592 * GPTIMER4 Mod 4807a000 - 4807afff
2593 * GPTIMER4 L4 4807b000 - 4807bfff
2594 * GPTIMER5 Mod 4807c000 - 4807cfff
2595 * GPTIMER5 L4 4807d000 - 4807dfff
2596 * GPTIMER6 Mod 4807e000 - 4807efff
2597 * GPTIMER6 L4 4807f000 - 4807ffff
2598 * GPTIMER7 Mod 48080000 - 48080fff
2599 * GPTIMER7 L4 48081000 - 48081fff
2600 * GPTIMER8 Mod 48082000 - 48082fff
2601 * GPTIMER8 L4 48083000 - 48083fff
2602 * GPTIMER9 Mod 48084000 - 48084fff
2603 * GPTIMER9 L4 48085000 - 48085fff
2604 * GPTIMER10 Mod 48086000 - 48086fff
2605 * GPTIMER10 L4 48087000 - 48087fff
2606 * GPTIMER11 Mod 48088000 - 48088fff
2607 * GPTIMER11 L4 48089000 - 48089fff
2608 * GPTIMER12 Mod 4808a000 - 4808afff
2609 * GPTIMER12 L4 4808b000 - 4808bfff
2610 * EAC Mod 48090000 - 48090fff
2611 * EAC L4 48091000 - 48091fff
2612 * FAC Mod 48092000 - 48092fff
2613 * FAC L4 48093000 - 48093fff
2614 * MAILBOX Mod 48094000 - 48094fff
2615 * MAILBOX L4 48095000 - 48095fff
2616 * SPI1 Mod 48098000 - 48098fff
2617 * SPI1 L4 48099000 - 48099fff
2618 * SPI2 Mod 4809a000 - 4809afff
2619 * SPI2 L4 4809b000 - 4809bfff
2620 * MMC/SDIO Mod 4809c000 - 4809cfff
2621 * MMC/SDIO L4 4809d000 - 4809dfff
2622 * MS_PRO Mod 4809e000 - 4809efff
2623 * MS_PRO L4 4809f000 - 4809ffff
2624 * RNG Mod 480a0000 - 480a0fff
2625 * RNG L4 480a1000 - 480a1fff
2626 * DES3DES Mod 480a2000 - 480a2fff
2627 * DES3DES L4 480a3000 - 480a3fff
2628 * SHA1MD5 Mod 480a4000 - 480a4fff
2629 * SHA1MD5 L4 480a5000 - 480a5fff
2630 * AES Mod 480a6000 - 480a6fff
2631 * AES L4 480a7000 - 480a7fff
2632 * PKA Mod 480a8000 - 480a9fff
2633 * PKA L4 480aa000 - 480aafff
2634 * MG Mod 480b0000 - 480b0fff
2635 * MG L4 480b1000 - 480b1fff
2636 * HDQ/1-wire Mod 480b2000 - 480b2fff
2637 * HDQ/1-wire L4 480b3000 - 480b3fff
2638 * MPU interrupt 480fe000 - 480fefff
54585ffe 2639 * STI channel base 54000000 - 5400ffff
827df9f3
AZ		 2640 * IVA RAM 5c000000 - 5c01ffff
2641 * IVA ROM 5c020000 - 5c027fff
2642 * IMG_BUF_A 5c040000 - 5c040fff
2643 * IMG_BUF_B 5c042000 - 5c042fff
2644 * VLCDS 5c048000 - 5c0487ff
2645 * IMX_COEF 5c049000 - 5c04afff
2646 * IMX_CMD 5c051000 - 5c051fff
2647 * VLCDQ 5c053000 - 5c0533ff
2648 * VLCDH 5c054000 - 5c054fff
2649 * SEQ_CMD 5c055000 - 5c055fff
2650 * IMX_REG 5c056000 - 5c0560ff
2651 * VLCD_REG 5c056100 - 5c0561ff
2652 * SEQ_REG 5c056200 - 5c0562ff
2653 * IMG_BUF_REG 5c056300 - 5c0563ff
2654 * SEQIRQ_REG 5c056400 - 5c0564ff
2655 * OCP_REG 5c060000 - 5c060fff
2656 * SYSC_REG 5c070000 - 5c070fff
2657 * MMU_REG 5d000000 - 5d000fff
2658 * sDMA R 68000400 - 680005ff
2659 * sDMA W 68000600 - 680007ff
2660 * Display Control 68000800 - 680009ff
2661 * DSP subsystem 68000a00 - 68000bff
2662 * MPU subsystem 68000c00 - 68000dff
2663 * IVA subsystem 68001000 - 680011ff
2664 * USB 68001200 - 680013ff
2665 * Camera 68001400 - 680015ff
2666 * VLYNQ (firewall) 68001800 - 68001bff
2667 * VLYNQ 68001e00 - 68001fff
2668 * SSI 68002000 - 680021ff
2669 * L4 68002400 - 680025ff
2670 * DSP (firewall) 68002800 - 68002bff
2671 * DSP subsystem 68002e00 - 68002fff
2672 * IVA (firewall) 68003000 - 680033ff
2673 * IVA 68003600 - 680037ff
2674 * GFX 68003a00 - 68003bff
2675 * CMDWR emulation 68003c00 - 68003dff
2676 * SMS 68004000 - 680041ff
2677 * OCM 68004200 - 680043ff
2678 * GPMC 68004400 - 680045ff
2679 * RAM (firewall) 68005000 - 680053ff
2680 * RAM (err login) 68005400 - 680057ff
2681 * ROM (firewall) 68005800 - 68005bff
2682 * ROM (err login) 68005c00 - 68005fff
2683 * GPMC (firewall) 68006000 - 680063ff
2684 * GPMC (err login) 68006400 - 680067ff
2685 * SMS (err login) 68006c00 - 68006fff
2686 * SMS registers 68008000 - 68008fff
2687 * SDRC registers 68009000 - 68009fff
2688 * GPMC registers 6800a000 6800afff
2689 */
2690
a08d4367 2691 qemu_register_reset(omap2_mpu_reset, s);
827df9f3
AZ		 2692
2693 return s;
2694}
QEMU mirror