]>
Commit | Line | Data |
---|---|---|
997641a8 AZ |
1 | /* omap_sx1.c Support for the Siemens SX1 smartphone emulation. |
2 | * | |
3 | * Copyright (C) 2008 | |
4 | * Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com> | |
5 | * Copyright (C) 2007 Vladimir Ananiev <vovan888@gmail.com> | |
6 | * | |
7 | * based on PalmOne's (TM) PDAs support (palm.c) | |
8 | */ | |
9 | ||
10 | /* | |
11 | * PalmOne's (TM) PDAs. | |
12 | * | |
13 | * Copyright (C) 2006-2007 Andrzej Zaborowski <balrog@zabor.org> | |
14 | * | |
15 | * This program is free software; you can redistribute it and/or | |
16 | * modify it under the terms of the GNU General Public License as | |
17 | * published by the Free Software Foundation; either version 2 of | |
18 | * the License, or (at your option) any later version. | |
19 | * | |
20 | * This program is distributed in the hope that it will be useful, | |
21 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
22 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
23 | * GNU General Public License for more details. | |
24 | * | |
fad6cb1a | 25 | * You should have received a copy of the GNU General Public License along |
8167ee88 | 26 | * with this program; if not, see <http://www.gnu.org/licenses/>. |
997641a8 | 27 | */ |
12b16722 | 28 | #include "qemu/osdep.h" |
da34e65c | 29 | #include "qapi/error.h" |
28ecbaee | 30 | #include "ui/console.h" |
0d09e41a | 31 | #include "hw/arm/omap.h" |
83c9f4ca | 32 | #include "hw/boards.h" |
12ec8bd5 | 33 | #include "hw/arm/boot.h" |
0d09e41a | 34 | #include "hw/block/flash.h" |
db3fd069 | 35 | #include "sysemu/qtest.h" |
022c62cb | 36 | #include "exec/address-spaces.h" |
ba1ba5cc | 37 | #include "cpu.h" |
238ea0e3 | 38 | #include "qemu/cutils.h" |
997641a8 AZ |
39 | |
40 | /*****************************************************************************/ | |
41 | /* Siemens SX1 Cellphone V1 */ | |
42 | /* - ARM OMAP310 processor | |
43 | * - SRAM 192 kB | |
44 | * - SDRAM 32 MB at 0x10000000 | |
45 | * - Boot flash 16 MB at 0x00000000 | |
46 | * - Application flash 8 MB at 0x04000000 | |
47 | * - 3 serial ports | |
48 | * - 1 SecureDigital | |
49 | * - 1 LCD display | |
50 | * - 1 RTC | |
51 | */ | |
52 | ||
53 | /*****************************************************************************/ | |
54 | /* Siemens SX1 Cellphone V2 */ | |
55 | /* - ARM OMAP310 processor | |
56 | * - SRAM 192 kB | |
57 | * - SDRAM 32 MB at 0x10000000 | |
58 | * - Boot flash 32 MB at 0x00000000 | |
59 | * - 3 serial ports | |
60 | * - 1 SecureDigital | |
61 | * - 1 LCD display | |
62 | * - 1 RTC | |
63 | */ | |
64 | ||
a8170e5e | 65 | static uint64_t static_read(void *opaque, hwaddr offset, |
ba158029 | 66 | unsigned size) |
997641a8 AZ |
67 | { |
68 | uint32_t *val = (uint32_t *) opaque; | |
ba158029 | 69 | uint32_t mask = (4 / size) - 1; |
997641a8 | 70 | |
ba158029 | 71 | return *val >> ((offset & mask) << 3); |
997641a8 AZ |
72 | } |
73 | ||
a8170e5e | 74 | static void static_write(void *opaque, hwaddr offset, |
ba158029 | 75 | uint64_t value, unsigned size) |
997641a8 AZ |
76 | { |
77 | #ifdef SPY | |
ba158029 BC |
78 | printf("%s: value %" PRIx64 " %u bytes written at 0x%x\n", |
79 | __func__, value, size, (int)offset); | |
997641a8 AZ |
80 | #endif |
81 | } | |
82 | ||
ba158029 BC |
83 | static const MemoryRegionOps static_ops = { |
84 | .read = static_read, | |
85 | .write = static_write, | |
86 | .endianness = DEVICE_NATIVE_ENDIAN, | |
997641a8 AZ |
87 | }; |
88 | ||
89 | #define sdram_size 0x02000000 | |
90 | #define sector_size (128 * 1024) | |
91 | #define flash0_size (16 * 1024 * 1024) | |
92 | #define flash1_size ( 8 * 1024 * 1024) | |
93 | #define flash2_size (32 * 1024 * 1024) | |
94 | #define total_ram_v1 (sdram_size + flash0_size + flash1_size + OMAP15XX_SRAM_SIZE) | |
95 | #define total_ram_v2 (sdram_size + flash2_size + OMAP15XX_SRAM_SIZE) | |
96 | ||
97 | static struct arm_boot_info sx1_binfo = { | |
98 | .loader_start = OMAP_EMIFF_BASE, | |
99 | .ram_size = sdram_size, | |
100 | .board_id = 0x265, | |
101 | }; | |
102 | ||
3ef96221 | 103 | static void sx1_init(MachineState *machine, const int version) |
997641a8 | 104 | { |
59b91996 | 105 | struct omap_mpu_state_s *mpu; |
238ea0e3 | 106 | MachineClass *mc = MACHINE_GET_CLASS(machine); |
4b3fedf3 | 107 | MemoryRegion *address_space = get_system_memory(); |
ba158029 | 108 | MemoryRegion *flash = g_new(MemoryRegion, 1); |
ba158029 | 109 | MemoryRegion *cs = g_new(MemoryRegion, 4); |
997641a8 AZ |
110 | static uint32_t cs0val = 0x00213090; |
111 | static uint32_t cs1val = 0x00215070; | |
112 | static uint32_t cs2val = 0x00001139; | |
113 | static uint32_t cs3val = 0x00001139; | |
751c6a17 | 114 | DriveInfo *dinfo; |
997641a8 AZ |
115 | int fl_idx; |
116 | uint32_t flash_size = flash0_size; | |
01e0451a | 117 | int be; |
997641a8 | 118 | |
238ea0e3 IM |
119 | if (machine->ram_size != mc->default_ram_size) { |
120 | char *sz = size_to_str(mc->default_ram_size); | |
121 | error_report("Invalid RAM size, should be %s", sz); | |
122 | g_free(sz); | |
123 | exit(EXIT_FAILURE); | |
124 | } | |
125 | ||
997641a8 AZ |
126 | if (version == 2) { |
127 | flash_size = flash2_size; | |
128 | } | |
129 | ||
238ea0e3 | 130 | memory_region_add_subregion(address_space, OMAP_EMIFF_BASE, machine->ram); |
4387b253 | 131 | |
238ea0e3 | 132 | mpu = omap310_mpu_init(machine->ram, machine->cpu_type); |
997641a8 AZ |
133 | |
134 | /* External Flash (EMIFS) */ | |
98a99ce0 | 135 | memory_region_init_ram(flash, NULL, "omap_sx1.flash0-0", flash_size, |
f8ed85ac | 136 | &error_fatal); |
ba158029 BC |
137 | memory_region_set_readonly(flash, true); |
138 | memory_region_add_subregion(address_space, OMAP_CS0_BASE, flash); | |
139 | ||
2c9b15ca | 140 | memory_region_init_io(&cs[0], NULL, &static_ops, &cs0val, |
ba158029 BC |
141 | "sx1.cs0", OMAP_CS0_SIZE - flash_size); |
142 | memory_region_add_subregion(address_space, | |
143 | OMAP_CS0_BASE + flash_size, &cs[0]); | |
144 | ||
145 | ||
2c9b15ca | 146 | memory_region_init_io(&cs[2], NULL, &static_ops, &cs2val, |
ba158029 BC |
147 | "sx1.cs2", OMAP_CS2_SIZE); |
148 | memory_region_add_subregion(address_space, | |
149 | OMAP_CS2_BASE, &cs[2]); | |
150 | ||
2c9b15ca | 151 | memory_region_init_io(&cs[3], NULL, &static_ops, &cs3val, |
ba158029 BC |
152 | "sx1.cs3", OMAP_CS3_SIZE); |
153 | memory_region_add_subregion(address_space, | |
154 | OMAP_CS2_BASE, &cs[3]); | |
997641a8 AZ |
155 | |
156 | fl_idx = 0; | |
3d08ff69 | 157 | #ifdef TARGET_WORDS_BIGENDIAN |
01e0451a | 158 | be = 1; |
3d08ff69 | 159 | #else |
01e0451a | 160 | be = 0; |
3d08ff69 | 161 | #endif |
997641a8 | 162 | |
751c6a17 | 163 | if ((dinfo = drive_get(IF_PFLASH, 0, fl_idx)) != NULL) { |
940d5b13 | 164 | if (!pflash_cfi01_register(OMAP_CS0_BASE, |
cfe5f011 | 165 | "omap_sx1.flash0-1", flash_size, |
4be74634 | 166 | blk_by_legacy_dinfo(dinfo), |
ce14710f | 167 | sector_size, 4, 0, 0, 0, 0, be)) { |
997641a8 AZ |
168 | fprintf(stderr, "qemu: Error registering flash memory %d.\n", |
169 | fl_idx); | |
170 | } | |
171 | fl_idx++; | |
172 | } | |
173 | ||
174 | if ((version == 1) && | |
751c6a17 | 175 | (dinfo = drive_get(IF_PFLASH, 0, fl_idx)) != NULL) { |
9f9b026d | 176 | MemoryRegion *flash_1 = g_new(MemoryRegion, 1); |
98a99ce0 PM |
177 | memory_region_init_ram(flash_1, NULL, "omap_sx1.flash1-0", |
178 | flash1_size, &error_fatal); | |
ba158029 BC |
179 | memory_region_set_readonly(flash_1, true); |
180 | memory_region_add_subregion(address_space, OMAP_CS1_BASE, flash_1); | |
181 | ||
2c9b15ca | 182 | memory_region_init_io(&cs[1], NULL, &static_ops, &cs1val, |
ba158029 BC |
183 | "sx1.cs1", OMAP_CS1_SIZE - flash1_size); |
184 | memory_region_add_subregion(address_space, | |
185 | OMAP_CS1_BASE + flash1_size, &cs[1]); | |
997641a8 | 186 | |
940d5b13 | 187 | if (!pflash_cfi01_register(OMAP_CS1_BASE, |
cfe5f011 | 188 | "omap_sx1.flash1-1", flash1_size, |
4be74634 | 189 | blk_by_legacy_dinfo(dinfo), |
ce14710f | 190 | sector_size, 4, 0, 0, 0, 0, be)) { |
997641a8 AZ |
191 | fprintf(stderr, "qemu: Error registering flash memory %d.\n", |
192 | fl_idx); | |
193 | } | |
194 | fl_idx++; | |
195 | } else { | |
2c9b15ca | 196 | memory_region_init_io(&cs[1], NULL, &static_ops, &cs1val, |
ba158029 BC |
197 | "sx1.cs1", OMAP_CS1_SIZE); |
198 | memory_region_add_subregion(address_space, | |
199 | OMAP_CS1_BASE, &cs[1]); | |
997641a8 AZ |
200 | } |
201 | ||
3ef96221 | 202 | if (!machine->kernel_filename && !fl_idx && !qtest_enabled()) { |
c0dbca36 | 203 | error_report("Kernel or Flash image must be specified"); |
997641a8 AZ |
204 | exit(1); |
205 | } | |
206 | ||
207 | /* Load the kernel. */ | |
2744ece8 | 208 | arm_load_kernel(mpu->cpu, machine, &sx1_binfo); |
997641a8 | 209 | |
5f70aab1 AJ |
210 | /* TODO: fix next line */ |
211 | //~ qemu_console_resize(ds, 640, 480); | |
997641a8 AZ |
212 | } |
213 | ||
3ef96221 | 214 | static void sx1_init_v1(MachineState *machine) |
997641a8 | 215 | { |
3ef96221 | 216 | sx1_init(machine, 1); |
997641a8 AZ |
217 | } |
218 | ||
3ef96221 | 219 | static void sx1_init_v2(MachineState *machine) |
997641a8 | 220 | { |
3ef96221 | 221 | sx1_init(machine, 2); |
997641a8 AZ |
222 | } |
223 | ||
8a661aea | 224 | static void sx1_machine_v2_class_init(ObjectClass *oc, void *data) |
e264d29d | 225 | { |
8a661aea AF |
226 | MachineClass *mc = MACHINE_CLASS(oc); |
227 | ||
e264d29d EH |
228 | mc->desc = "Siemens SX1 (OMAP310) V2"; |
229 | mc->init = sx1_init_v2; | |
4672cbd7 | 230 | mc->ignore_memory_transaction_failures = true; |
ba1ba5cc | 231 | mc->default_cpu_type = ARM_CPU_TYPE_NAME("ti925t"); |
238ea0e3 IM |
232 | mc->default_ram_size = sdram_size; |
233 | mc->default_ram_id = "omap1.dram"; | |
e264d29d | 234 | } |
997641a8 | 235 | |
8a661aea AF |
236 | static const TypeInfo sx1_machine_v2_type = { |
237 | .name = MACHINE_TYPE_NAME("sx1"), | |
238 | .parent = TYPE_MACHINE, | |
239 | .class_init = sx1_machine_v2_class_init, | |
240 | }; | |
f80f9ec9 | 241 | |
8a661aea | 242 | static void sx1_machine_v1_class_init(ObjectClass *oc, void *data) |
f80f9ec9 | 243 | { |
8a661aea AF |
244 | MachineClass *mc = MACHINE_CLASS(oc); |
245 | ||
e264d29d EH |
246 | mc->desc = "Siemens SX1 (OMAP310) V1"; |
247 | mc->init = sx1_init_v1; | |
4672cbd7 | 248 | mc->ignore_memory_transaction_failures = true; |
ba1ba5cc | 249 | mc->default_cpu_type = ARM_CPU_TYPE_NAME("ti925t"); |
238ea0e3 IM |
250 | mc->default_ram_size = sdram_size; |
251 | mc->default_ram_id = "omap1.dram"; | |
f80f9ec9 AL |
252 | } |
253 | ||
8a661aea AF |
254 | static const TypeInfo sx1_machine_v1_type = { |
255 | .name = MACHINE_TYPE_NAME("sx1-v1"), | |
256 | .parent = TYPE_MACHINE, | |
257 | .class_init = sx1_machine_v1_class_init, | |
258 | }; | |
259 | ||
260 | static void sx1_machine_init(void) | |
261 | { | |
262 | type_register_static(&sx1_machine_v1_type); | |
263 | type_register_static(&sx1_machine_v2_type); | |
264 | } | |
265 | ||
0e6aac87 | 266 | type_init(sx1_machine_init) |