]>
Commit | Line | Data |
---|---|---|
5fafdf24 | 1 | /* |
e69954b9 PB |
2 | * ARM RealView Baseboard System emulation. |
3 | * | |
a1bb27b1 | 4 | * Copyright (c) 2006-2007 CodeSourcery. |
e69954b9 PB |
5 | * Written by Paul Brook |
6 | * | |
8e31bf38 | 7 | * This code is licensed under the GPL. |
e69954b9 PB |
8 | */ |
9 | ||
12b16722 | 10 | #include "qemu/osdep.h" |
da34e65c | 11 | #include "qapi/error.h" |
4771d756 PB |
12 | #include "qemu-common.h" |
13 | #include "cpu.h" | |
83c9f4ca | 14 | #include "hw/sysbus.h" |
bd2be150 | 15 | #include "hw/arm/arm.h" |
0d09e41a | 16 | #include "hw/arm/primecell.h" |
bd2be150 | 17 | #include "hw/devices.h" |
83c9f4ca | 18 | #include "hw/pci/pci.h" |
1422e32d | 19 | #include "net/net.h" |
9c17d615 | 20 | #include "sysemu/sysemu.h" |
83c9f4ca | 21 | #include "hw/boards.h" |
0d09e41a | 22 | #include "hw/i2c/i2c.h" |
4be74634 | 23 | #include "sysemu/block-backend.h" |
022c62cb | 24 | #include "exec/address-spaces.h" |
b5a3ca3e | 25 | #include "qemu/error-report.h" |
f0d1d2c1 | 26 | #include "hw/char/pl011.h" |
e69954b9 | 27 | |
0ef849d7 | 28 | #define SMP_BOOT_ADDR 0xe0000000 |
078758d0 | 29 | #define SMP_BOOTREG_ADDR 0x10000030 |
eee48504 | 30 | |
e69954b9 PB |
31 | /* Board init. */ |
32 | ||
f93eb9ff | 33 | static struct arm_boot_info realview_binfo = { |
0ef849d7 | 34 | .smp_loader_start = SMP_BOOT_ADDR, |
078758d0 | 35 | .smp_bootreg_addr = SMP_BOOTREG_ADDR, |
f93eb9ff AZ |
36 | }; |
37 | ||
f7c70325 | 38 | /* The following two lists must be consistent. */ |
c988bfad PB |
39 | enum realview_board_type { |
40 | BOARD_EB, | |
0ef849d7 | 41 | BOARD_EB_MPCORE, |
f7c70325 PB |
42 | BOARD_PB_A8, |
43 | BOARD_PBX_A9, | |
44 | }; | |
45 | ||
d05ac8fa | 46 | static const int realview_board_id[] = { |
f7c70325 PB |
47 | 0x33b, |
48 | 0x33b, | |
49 | 0x769, | |
50 | 0x76d | |
c988bfad PB |
51 | }; |
52 | ||
3ef96221 | 53 | static void realview_init(MachineState *machine, |
db4ff6f1 | 54 | enum realview_board_type board_type) |
e69954b9 | 55 | { |
9077f01b AF |
56 | ARMCPU *cpu = NULL; |
57 | CPUARMState *env; | |
b5a3ca3e | 58 | ObjectClass *cpu_oc; |
35e87820 | 59 | MemoryRegion *sysmem = get_system_memory(); |
b1ab03af | 60 | MemoryRegion *ram_lo; |
35e87820 AK |
61 | MemoryRegion *ram_hi = g_new(MemoryRegion, 1); |
62 | MemoryRegion *ram_alias = g_new(MemoryRegion, 1); | |
63 | MemoryRegion *ram_hack = g_new(MemoryRegion, 1); | |
03a0e944 | 64 | DeviceState *dev, *sysctl, *gpio2, *pl041; |
c988bfad | 65 | SysBusDevice *busdev; |
fe7e8758 | 66 | qemu_irq pic[64]; |
26883c69 | 67 | qemu_irq mmc_irq[2]; |
29b358f9 | 68 | PCIBus *pci_bus = NULL; |
e69954b9 | 69 | NICInfo *nd; |
a5c82852 | 70 | I2CBus *i2c; |
e69954b9 | 71 | int n; |
0ef849d7 | 72 | int done_nic = 0; |
9ee6e8bb | 73 | qemu_irq cpu_irq[4]; |
f7c70325 PB |
74 | int is_mpcore = 0; |
75 | int is_pb = 0; | |
26e92f65 | 76 | uint32_t proc_id = 0; |
0ef849d7 PB |
77 | uint32_t sys_id; |
78 | ram_addr_t low_ram_size; | |
3ef96221 | 79 | ram_addr_t ram_size = machine->ram_size; |
b5a3ca3e | 80 | hwaddr periphbase = 0; |
e69954b9 | 81 | |
f7c70325 PB |
82 | switch (board_type) { |
83 | case BOARD_EB: | |
84 | break; | |
85 | case BOARD_EB_MPCORE: | |
86 | is_mpcore = 1; | |
b5a3ca3e | 87 | periphbase = 0x10100000; |
f7c70325 PB |
88 | break; |
89 | case BOARD_PB_A8: | |
90 | is_pb = 1; | |
91 | break; | |
92 | case BOARD_PBX_A9: | |
93 | is_mpcore = 1; | |
94 | is_pb = 1; | |
b5a3ca3e | 95 | periphbase = 0x1f000000; |
f7c70325 PB |
96 | break; |
97 | } | |
b5a3ca3e | 98 | |
3ef96221 | 99 | cpu_oc = cpu_class_by_name(TYPE_ARM_CPU, machine->cpu_model); |
b5a3ca3e PM |
100 | if (!cpu_oc) { |
101 | fprintf(stderr, "Unable to find CPU definition\n"); | |
102 | exit(1); | |
103 | } | |
104 | ||
c988bfad | 105 | for (n = 0; n < smp_cpus; n++) { |
b5a3ca3e | 106 | Object *cpuobj = object_new(object_class_get_name(cpu_oc)); |
b5a3ca3e | 107 | |
61e2f352 GB |
108 | /* By default A9,A15 and ARM1176 CPUs have EL3 enabled. This board |
109 | * does not currently support EL3 so the CPU EL3 property is disabled | |
110 | * before realization. | |
111 | */ | |
112 | if (object_property_find(cpuobj, "has_el3", NULL)) { | |
007b0657 | 113 | object_property_set_bool(cpuobj, false, "has_el3", &error_fatal); |
61e2f352 GB |
114 | } |
115 | ||
b5a3ca3e | 116 | if (is_pb && is_mpcore) { |
007b0657 MA |
117 | object_property_set_int(cpuobj, periphbase, "reset-cbar", |
118 | &error_fatal); | |
b5a3ca3e PM |
119 | } |
120 | ||
007b0657 | 121 | object_property_set_bool(cpuobj, true, "realized", &error_fatal); |
b5a3ca3e PM |
122 | |
123 | cpu_irq[n] = qdev_get_gpio_in(DEVICE(cpuobj), ARM_CPU_IRQ); | |
aaed909a | 124 | } |
b5a3ca3e | 125 | cpu = ARM_CPU(first_cpu); |
9077f01b | 126 | env = &cpu->env; |
26e92f65 | 127 | if (arm_feature(env, ARM_FEATURE_V7)) { |
f7c70325 PB |
128 | if (is_mpcore) { |
129 | proc_id = 0x0c000000; | |
130 | } else { | |
131 | proc_id = 0x0e000000; | |
132 | } | |
26e92f65 PB |
133 | } else if (arm_feature(env, ARM_FEATURE_V6K)) { |
134 | proc_id = 0x06000000; | |
135 | } else if (arm_feature(env, ARM_FEATURE_V6)) { | |
136 | proc_id = 0x04000000; | |
137 | } else { | |
138 | proc_id = 0x02000000; | |
139 | } | |
aaed909a | 140 | |
21a88941 PB |
141 | if (is_pb && ram_size > 0x20000000) { |
142 | /* Core tile RAM. */ | |
b1ab03af | 143 | ram_lo = g_new(MemoryRegion, 1); |
21a88941 PB |
144 | low_ram_size = ram_size - 0x20000000; |
145 | ram_size = 0x20000000; | |
49946538 | 146 | memory_region_init_ram(ram_lo, NULL, "realview.lowmem", low_ram_size, |
f8ed85ac | 147 | &error_fatal); |
c5705a77 | 148 | vmstate_register_ram_global(ram_lo); |
35e87820 | 149 | memory_region_add_subregion(sysmem, 0x20000000, ram_lo); |
21a88941 PB |
150 | } |
151 | ||
49946538 | 152 | memory_region_init_ram(ram_hi, NULL, "realview.highmem", ram_size, |
f8ed85ac | 153 | &error_fatal); |
c5705a77 | 154 | vmstate_register_ram_global(ram_hi); |
0ef849d7 PB |
155 | low_ram_size = ram_size; |
156 | if (low_ram_size > 0x10000000) | |
157 | low_ram_size = 0x10000000; | |
e69954b9 | 158 | /* SDRAM at address zero. */ |
2c9b15ca | 159 | memory_region_init_alias(ram_alias, NULL, "realview.alias", |
35e87820 AK |
160 | ram_hi, 0, low_ram_size); |
161 | memory_region_add_subregion(sysmem, 0, ram_alias); | |
0ef849d7 PB |
162 | if (is_pb) { |
163 | /* And again at a high address. */ | |
35e87820 | 164 | memory_region_add_subregion(sysmem, 0x70000000, ram_hi); |
0ef849d7 PB |
165 | } else { |
166 | ram_size = low_ram_size; | |
167 | } | |
e69954b9 | 168 | |
0ef849d7 | 169 | sys_id = is_pb ? 0x01780500 : 0xc1400400; |
26883c69 PM |
170 | sysctl = qdev_create(NULL, "realview_sysctl"); |
171 | qdev_prop_set_uint32(sysctl, "sys_id", sys_id); | |
26883c69 | 172 | qdev_prop_set_uint32(sysctl, "proc_id", proc_id); |
7a65c8cc | 173 | qdev_init_nofail(sysctl); |
1356b98d | 174 | sysbus_mmio_map(SYS_BUS_DEVICE(sysctl), 0, 0x10000000); |
9ee6e8bb | 175 | |
c988bfad | 176 | if (is_mpcore) { |
f7c70325 | 177 | dev = qdev_create(NULL, is_pb ? "a9mpcore_priv": "realview_mpcore"); |
c988bfad PB |
178 | qdev_prop_set_uint32(dev, "num-cpu", smp_cpus); |
179 | qdev_init_nofail(dev); | |
1356b98d | 180 | busdev = SYS_BUS_DEVICE(dev); |
96eacf64 | 181 | sysbus_mmio_map(busdev, 0, periphbase); |
c988bfad PB |
182 | for (n = 0; n < smp_cpus; n++) { |
183 | sysbus_connect_irq(busdev, n, cpu_irq[n]); | |
184 | } | |
96eacf64 PM |
185 | sysbus_create_varargs("l2x0", periphbase + 0x2000, NULL); |
186 | /* Both A9 and 11MPCore put the GIC CPU i/f at base + 0x100 */ | |
187 | realview_binfo.gic_cpu_if_addr = periphbase + 0x100; | |
9ee6e8bb | 188 | } else { |
0ef849d7 PB |
189 | uint32_t gic_addr = is_pb ? 0x1e000000 : 0x10040000; |
190 | /* For now just create the nIRQ GIC, and ignore the others. */ | |
191 | dev = sysbus_create_simple("realview_gic", gic_addr, cpu_irq[0]); | |
fe7e8758 PB |
192 | } |
193 | for (n = 0; n < 64; n++) { | |
067a3ddc | 194 | pic[n] = qdev_get_gpio_in(dev, n); |
9ee6e8bb PB |
195 | } |
196 | ||
03a0e944 PM |
197 | pl041 = qdev_create(NULL, "pl041"); |
198 | qdev_prop_set_uint32(pl041, "nc_fifo_depth", 512); | |
199 | qdev_init_nofail(pl041); | |
1356b98d AF |
200 | sysbus_mmio_map(SYS_BUS_DEVICE(pl041), 0, 0x10004000); |
201 | sysbus_connect_irq(SYS_BUS_DEVICE(pl041), 0, pic[19]); | |
03a0e944 | 202 | |
86394e96 PB |
203 | sysbus_create_simple("pl050_keyboard", 0x10006000, pic[20]); |
204 | sysbus_create_simple("pl050_mouse", 0x10007000, pic[21]); | |
e69954b9 | 205 | |
f0d1d2c1 XZ |
206 | pl011_create(0x10009000, pic[12], serial_hds[0]); |
207 | pl011_create(0x1000a000, pic[13], serial_hds[1]); | |
208 | pl011_create(0x1000b000, pic[14], serial_hds[2]); | |
209 | pl011_create(0x1000c000, pic[15], serial_hds[3]); | |
e69954b9 PB |
210 | |
211 | /* DMA controller is optional, apparently. */ | |
b4496b13 | 212 | sysbus_create_simple("pl081", 0x10030000, pic[24]); |
e69954b9 | 213 | |
6a824ec3 PB |
214 | sysbus_create_simple("sp804", 0x10011000, pic[4]); |
215 | sysbus_create_simple("sp804", 0x10012000, pic[5]); | |
e69954b9 | 216 | |
26883c69 PM |
217 | sysbus_create_simple("pl061", 0x10013000, pic[6]); |
218 | sysbus_create_simple("pl061", 0x10014000, pic[7]); | |
219 | gpio2 = sysbus_create_simple("pl061", 0x10015000, pic[8]); | |
220 | ||
acb9b722 | 221 | sysbus_create_simple("pl111", 0x10020000, pic[23]); |
e69954b9 | 222 | |
26883c69 PM |
223 | dev = sysbus_create_varargs("pl181", 0x10005000, pic[17], pic[18], NULL); |
224 | /* Wire up MMC card detect and read-only signals. These have | |
225 | * to go to both the PL061 GPIO and the sysctl register. | |
226 | * Note that the PL181 orders these lines (readonly,inserted) | |
227 | * and the PL061 has them the other way about. Also the card | |
228 | * detect line is inverted. | |
229 | */ | |
230 | mmc_irq[0] = qemu_irq_split( | |
231 | qdev_get_gpio_in(sysctl, ARM_SYSCTL_GPIO_MMC_WPROT), | |
232 | qdev_get_gpio_in(gpio2, 1)); | |
233 | mmc_irq[1] = qemu_irq_split( | |
234 | qdev_get_gpio_in(sysctl, ARM_SYSCTL_GPIO_MMC_CARDIN), | |
235 | qemu_irq_invert(qdev_get_gpio_in(gpio2, 0))); | |
236 | qdev_connect_gpio_out(dev, 0, mmc_irq[0]); | |
237 | qdev_connect_gpio_out(dev, 1, mmc_irq[1]); | |
a1bb27b1 | 238 | |
a63bdb31 | 239 | sysbus_create_simple("pl031", 0x10017000, pic[10]); |
7e1543c2 | 240 | |
0ef849d7 | 241 | if (!is_pb) { |
7d6e771f | 242 | dev = qdev_create(NULL, "realview_pci"); |
1356b98d | 243 | busdev = SYS_BUS_DEVICE(dev); |
7d6e771f | 244 | qdev_init_nofail(dev); |
7468d73a | 245 | sysbus_mmio_map(busdev, 0, 0x10019000); /* PCI controller registers */ |
a2bff788 PM |
246 | sysbus_mmio_map(busdev, 1, 0x60000000); /* PCI self-config */ |
247 | sysbus_mmio_map(busdev, 2, 0x61000000); /* PCI config */ | |
248 | sysbus_mmio_map(busdev, 3, 0x62000000); /* PCI I/O */ | |
89a32d32 PM |
249 | sysbus_mmio_map(busdev, 4, 0x63000000); /* PCI memory window 1 */ |
250 | sysbus_mmio_map(busdev, 5, 0x64000000); /* PCI memory window 2 */ | |
251 | sysbus_mmio_map(busdev, 6, 0x68000000); /* PCI memory window 3 */ | |
7d6e771f PM |
252 | sysbus_connect_irq(busdev, 0, pic[48]); |
253 | sysbus_connect_irq(busdev, 1, pic[49]); | |
254 | sysbus_connect_irq(busdev, 2, pic[50]); | |
255 | sysbus_connect_irq(busdev, 3, pic[51]); | |
0ef849d7 | 256 | pci_bus = (PCIBus *)qdev_get_child_bus(dev, "pci"); |
4bcbe0b6 | 257 | if (machine_usb(machine)) { |
afb9a60e | 258 | pci_create_simple(pci_bus, -1, "pci-ohci"); |
0ef849d7 PB |
259 | } |
260 | n = drive_get_max_bus(IF_SCSI); | |
261 | while (n >= 0) { | |
262 | pci_create_simple(pci_bus, -1, "lsi53c895a"); | |
263 | n--; | |
264 | } | |
e69954b9 PB |
265 | } |
266 | for(n = 0; n < nb_nics; n++) { | |
267 | nd = &nd_table[n]; | |
0ae18cee | 268 | |
e6b3c8ca PM |
269 | if (!done_nic && (!nd->model || |
270 | strcmp(nd->model, is_pb ? "lan9118" : "smc91c111") == 0)) { | |
0ef849d7 PB |
271 | if (is_pb) { |
272 | lan9118_init(nd, 0x4e000000, pic[28]); | |
273 | } else { | |
274 | smc91c111_init(nd, 0x4e000000, pic[28]); | |
275 | } | |
276 | done_nic = 1; | |
e69954b9 | 277 | } else { |
29b358f9 DG |
278 | if (pci_bus) { |
279 | pci_nic_init_nofail(nd, pci_bus, "rtl8139", NULL); | |
280 | } | |
e69954b9 PB |
281 | } |
282 | } | |
283 | ||
d1157ca4 | 284 | dev = sysbus_create_simple("versatile_i2c", 0x10002000, NULL); |
a5c82852 | 285 | i2c = (I2CBus *)qdev_get_child_bus(dev, "i2c"); |
eee48504 PB |
286 | i2c_create_slave(i2c, "ds1338", 0x68); |
287 | ||
e69954b9 PB |
288 | /* Memory map for RealView Emulation Baseboard: */ |
289 | /* 0x10000000 System registers. */ | |
290 | /* 0x10001000 System controller. */ | |
eee48504 | 291 | /* 0x10002000 Two-Wire Serial Bus. */ |
e69954b9 PB |
292 | /* 0x10003000 Reserved. */ |
293 | /* 0x10004000 AACI. */ | |
294 | /* 0x10005000 MCI. */ | |
295 | /* 0x10006000 KMI0. */ | |
296 | /* 0x10007000 KMI1. */ | |
0ef849d7 | 297 | /* 0x10008000 Character LCD. (EB) */ |
e69954b9 PB |
298 | /* 0x10009000 UART0. */ |
299 | /* 0x1000a000 UART1. */ | |
300 | /* 0x1000b000 UART2. */ | |
301 | /* 0x1000c000 UART3. */ | |
302 | /* 0x1000d000 SSPI. */ | |
303 | /* 0x1000e000 SCI. */ | |
304 | /* 0x1000f000 Reserved. */ | |
305 | /* 0x10010000 Watchdog. */ | |
306 | /* 0x10011000 Timer 0+1. */ | |
307 | /* 0x10012000 Timer 2+3. */ | |
308 | /* 0x10013000 GPIO 0. */ | |
309 | /* 0x10014000 GPIO 1. */ | |
310 | /* 0x10015000 GPIO 2. */ | |
0ef849d7 | 311 | /* 0x10002000 Two-Wire Serial Bus - DVI. (PB) */ |
7e1543c2 | 312 | /* 0x10017000 RTC. */ |
e69954b9 PB |
313 | /* 0x10018000 DMC. */ |
314 | /* 0x10019000 PCI controller config. */ | |
315 | /* 0x10020000 CLCD. */ | |
316 | /* 0x10030000 DMA Controller. */ | |
0ef849d7 PB |
317 | /* 0x10040000 GIC1. (EB) */ |
318 | /* 0x10050000 GIC2. (EB) */ | |
319 | /* 0x10060000 GIC3. (EB) */ | |
320 | /* 0x10070000 GIC4. (EB) */ | |
e69954b9 | 321 | /* 0x10080000 SMC. */ |
0ef849d7 PB |
322 | /* 0x1e000000 GIC1. (PB) */ |
323 | /* 0x1e001000 GIC2. (PB) */ | |
324 | /* 0x1e002000 GIC3. (PB) */ | |
325 | /* 0x1e003000 GIC4. (PB) */ | |
e69954b9 PB |
326 | /* 0x40000000 NOR flash. */ |
327 | /* 0x44000000 DoC flash. */ | |
328 | /* 0x48000000 SRAM. */ | |
329 | /* 0x4c000000 Configuration flash. */ | |
330 | /* 0x4e000000 Ethernet. */ | |
331 | /* 0x4f000000 USB. */ | |
332 | /* 0x50000000 PISMO. */ | |
333 | /* 0x54000000 PISMO. */ | |
334 | /* 0x58000000 PISMO. */ | |
335 | /* 0x5c000000 PISMO. */ | |
336 | /* 0x60000000 PCI. */ | |
a2bff788 PM |
337 | /* 0x60000000 PCI Self Config. */ |
338 | /* 0x61000000 PCI Config. */ | |
339 | /* 0x62000000 PCI IO. */ | |
340 | /* 0x63000000 PCI mem 0. */ | |
341 | /* 0x64000000 PCI mem 1. */ | |
342 | /* 0x68000000 PCI mem 2. */ | |
e69954b9 | 343 | |
7ffab4d7 PB |
344 | /* ??? Hack to map an additional page of ram for the secondary CPU |
345 | startup code. I guess this works on real hardware because the | |
346 | BootROM happens to be in ROM/flash or in memory that isn't clobbered | |
347 | until after Linux boots the secondary CPUs. */ | |
49946538 | 348 | memory_region_init_ram(ram_hack, NULL, "realview.hack", 0x1000, |
f8ed85ac | 349 | &error_fatal); |
c5705a77 | 350 | vmstate_register_ram_global(ram_hack); |
35e87820 | 351 | memory_region_add_subregion(sysmem, SMP_BOOT_ADDR, ram_hack); |
7ffab4d7 | 352 | |
f93eb9ff | 353 | realview_binfo.ram_size = ram_size; |
3ef96221 MA |
354 | realview_binfo.kernel_filename = machine->kernel_filename; |
355 | realview_binfo.kernel_cmdline = machine->kernel_cmdline; | |
356 | realview_binfo.initrd_filename = machine->initrd_filename; | |
c988bfad | 357 | realview_binfo.nb_cpus = smp_cpus; |
f7c70325 | 358 | realview_binfo.board_id = realview_board_id[board_type]; |
21a88941 | 359 | realview_binfo.loader_start = (board_type == BOARD_PB_A8 ? 0x70000000 : 0); |
182735ef | 360 | arm_load_kernel(ARM_CPU(first_cpu), &realview_binfo); |
e69954b9 PB |
361 | } |
362 | ||
3ef96221 | 363 | static void realview_eb_init(MachineState *machine) |
c988bfad | 364 | { |
3ef96221 MA |
365 | if (!machine->cpu_model) { |
366 | machine->cpu_model = "arm926"; | |
c988bfad | 367 | } |
3ef96221 | 368 | realview_init(machine, BOARD_EB); |
c988bfad PB |
369 | } |
370 | ||
3ef96221 | 371 | static void realview_eb_mpcore_init(MachineState *machine) |
c988bfad | 372 | { |
3ef96221 MA |
373 | if (!machine->cpu_model) { |
374 | machine->cpu_model = "arm11mpcore"; | |
c988bfad | 375 | } |
3ef96221 | 376 | realview_init(machine, BOARD_EB_MPCORE); |
c988bfad PB |
377 | } |
378 | ||
3ef96221 | 379 | static void realview_pb_a8_init(MachineState *machine) |
0ef849d7 | 380 | { |
3ef96221 MA |
381 | if (!machine->cpu_model) { |
382 | machine->cpu_model = "cortex-a8"; | |
0ef849d7 | 383 | } |
3ef96221 | 384 | realview_init(machine, BOARD_PB_A8); |
0ef849d7 PB |
385 | } |
386 | ||
3ef96221 | 387 | static void realview_pbx_a9_init(MachineState *machine) |
f7c70325 | 388 | { |
3ef96221 MA |
389 | if (!machine->cpu_model) { |
390 | machine->cpu_model = "cortex-a9"; | |
f7c70325 | 391 | } |
3ef96221 | 392 | realview_init(machine, BOARD_PBX_A9); |
f7c70325 PB |
393 | } |
394 | ||
8a661aea | 395 | static void realview_eb_class_init(ObjectClass *oc, void *data) |
e264d29d | 396 | { |
8a661aea AF |
397 | MachineClass *mc = MACHINE_CLASS(oc); |
398 | ||
e264d29d EH |
399 | mc->desc = "ARM RealView Emulation Baseboard (ARM926EJ-S)"; |
400 | mc->init = realview_eb_init; | |
401 | mc->block_default_type = IF_SCSI; | |
402 | } | |
c988bfad | 403 | |
8a661aea AF |
404 | static const TypeInfo realview_eb_type = { |
405 | .name = MACHINE_TYPE_NAME("realview-eb"), | |
406 | .parent = TYPE_MACHINE, | |
407 | .class_init = realview_eb_class_init, | |
408 | }; | |
f80f9ec9 | 409 | |
8a661aea | 410 | static void realview_eb_mpcore_class_init(ObjectClass *oc, void *data) |
e264d29d | 411 | { |
8a661aea AF |
412 | MachineClass *mc = MACHINE_CLASS(oc); |
413 | ||
e264d29d EH |
414 | mc->desc = "ARM RealView Emulation Baseboard (ARM11MPCore)"; |
415 | mc->init = realview_eb_mpcore_init; | |
416 | mc->block_default_type = IF_SCSI; | |
417 | mc->max_cpus = 4; | |
418 | } | |
f7c70325 | 419 | |
8a661aea AF |
420 | static const TypeInfo realview_eb_mpcore_type = { |
421 | .name = MACHINE_TYPE_NAME("realview-eb-mpcore"), | |
422 | .parent = TYPE_MACHINE, | |
423 | .class_init = realview_eb_mpcore_class_init, | |
424 | }; | |
e264d29d | 425 | |
8a661aea | 426 | static void realview_pb_a8_class_init(ObjectClass *oc, void *data) |
e264d29d | 427 | { |
8a661aea AF |
428 | MachineClass *mc = MACHINE_CLASS(oc); |
429 | ||
e264d29d EH |
430 | mc->desc = "ARM RealView Platform Baseboard for Cortex-A8"; |
431 | mc->init = realview_pb_a8_init; | |
432 | } | |
433 | ||
8a661aea AF |
434 | static const TypeInfo realview_pb_a8_type = { |
435 | .name = MACHINE_TYPE_NAME("realview-pb-a8"), | |
436 | .parent = TYPE_MACHINE, | |
437 | .class_init = realview_pb_a8_class_init, | |
438 | }; | |
0ef849d7 | 439 | |
8a661aea | 440 | static void realview_pbx_a9_class_init(ObjectClass *oc, void *data) |
f80f9ec9 | 441 | { |
8a661aea AF |
442 | MachineClass *mc = MACHINE_CLASS(oc); |
443 | ||
e264d29d EH |
444 | mc->desc = "ARM RealView Platform Baseboard Explore for Cortex-A9"; |
445 | mc->init = realview_pbx_a9_init; | |
446 | mc->block_default_type = IF_SCSI; | |
447 | mc->max_cpus = 4; | |
f80f9ec9 AL |
448 | } |
449 | ||
8a661aea AF |
450 | static const TypeInfo realview_pbx_a9_type = { |
451 | .name = MACHINE_TYPE_NAME("realview-pbx-a9"), | |
452 | .parent = TYPE_MACHINE, | |
453 | .class_init = realview_pbx_a9_class_init, | |
454 | }; | |
455 | ||
456 | static void realview_machine_init(void) | |
457 | { | |
458 | type_register_static(&realview_eb_type); | |
459 | type_register_static(&realview_eb_mpcore_type); | |
460 | type_register_static(&realview_pb_a8_type); | |
461 | type_register_static(&realview_pbx_a9_type); | |
462 | } | |
463 | ||
0e6aac87 | 464 | type_init(realview_machine_init) |