]>
Commit | Line | Data |
---|---|---|
5fafdf24 | 1 | /* |
16406950 | 2 | * ARM Versatile Platform/Application Baseboard System emulation. |
cdbdb648 | 3 | * |
a1bb27b1 | 4 | * Copyright (c) 2005-2007 CodeSourcery. |
cdbdb648 PB |
5 | * Written by Paul Brook |
6 | * | |
8e31bf38 | 7 | * This code is licensed under the GPL. |
cdbdb648 PB |
8 | */ |
9 | ||
12b16722 | 10 | #include "qemu/osdep.h" |
da34e65c | 11 | #include "qapi/error.h" |
4771d756 | 12 | #include "cpu.h" |
83c9f4ca | 13 | #include "hw/sysbus.h" |
d6454270 | 14 | #include "migration/vmstate.h" |
12ec8bd5 | 15 | #include "hw/arm/boot.h" |
437cc27d | 16 | #include "hw/net/smc91c111.h" |
1422e32d | 17 | #include "net/net.h" |
9c17d615 | 18 | #include "sysemu/sysemu.h" |
83c9f4ca | 19 | #include "hw/pci/pci.h" |
0d09e41a | 20 | #include "hw/i2c/i2c.h" |
64552b6b | 21 | #include "hw/irq.h" |
83c9f4ca | 22 | #include "hw/boards.h" |
022c62cb | 23 | #include "exec/address-spaces.h" |
0d09e41a | 24 | #include "hw/block/flash.h" |
223a72f1 | 25 | #include "qemu/error-report.h" |
f0d1d2c1 | 26 | #include "hw/char/pl011.h" |
964c695a EB |
27 | |
28 | #define VERSATILE_FLASH_ADDR 0x34000000 | |
29 | #define VERSATILE_FLASH_SIZE (64 * 1024 * 1024) | |
30 | #define VERSATILE_FLASH_SECT_SIZE (256 * 1024) | |
cdbdb648 | 31 | |
cdbdb648 PB |
32 | /* Primary interrupt controller. */ |
33 | ||
cfc6b245 AF |
34 | #define TYPE_VERSATILE_PB_SIC "versatilepb_sic" |
35 | #define VERSATILE_PB_SIC(obj) \ | |
36 | OBJECT_CHECK(vpb_sic_state, (obj), TYPE_VERSATILE_PB_SIC) | |
37 | ||
38 | typedef struct vpb_sic_state { | |
39 | SysBusDevice parent_obj; | |
40 | ||
41 | MemoryRegion iomem; | |
42 | uint32_t level; | |
43 | uint32_t mask; | |
44 | uint32_t pic_enable; | |
45 | qemu_irq parent[32]; | |
46 | int irq; | |
cdbdb648 PB |
47 | } vpb_sic_state; |
48 | ||
a796d0ac PM |
49 | static const VMStateDescription vmstate_vpb_sic = { |
50 | .name = "versatilepb_sic", | |
51 | .version_id = 1, | |
52 | .minimum_version_id = 1, | |
53 | .fields = (VMStateField[]) { | |
54 | VMSTATE_UINT32(level, vpb_sic_state), | |
55 | VMSTATE_UINT32(mask, vpb_sic_state), | |
56 | VMSTATE_UINT32(pic_enable, vpb_sic_state), | |
57 | VMSTATE_END_OF_LIST() | |
58 | } | |
59 | }; | |
60 | ||
cdbdb648 PB |
61 | static void vpb_sic_update(vpb_sic_state *s) |
62 | { | |
63 | uint32_t flags; | |
64 | ||
65 | flags = s->level & s->mask; | |
d537cf6c | 66 | qemu_set_irq(s->parent[s->irq], flags != 0); |
cdbdb648 PB |
67 | } |
68 | ||
69 | static void vpb_sic_update_pic(vpb_sic_state *s) | |
70 | { | |
71 | int i; | |
72 | uint32_t mask; | |
73 | ||
74 | for (i = 21; i <= 30; i++) { | |
75 | mask = 1u << i; | |
76 | if (!(s->pic_enable & mask)) | |
77 | continue; | |
d537cf6c | 78 | qemu_set_irq(s->parent[i], (s->level & mask) != 0); |
cdbdb648 PB |
79 | } |
80 | } | |
81 | ||
82 | static void vpb_sic_set_irq(void *opaque, int irq, int level) | |
83 | { | |
84 | vpb_sic_state *s = (vpb_sic_state *)opaque; | |
85 | if (level) | |
86 | s->level |= 1u << irq; | |
87 | else | |
88 | s->level &= ~(1u << irq); | |
89 | if (s->pic_enable & (1u << irq)) | |
d537cf6c | 90 | qemu_set_irq(s->parent[irq], level); |
cdbdb648 PB |
91 | vpb_sic_update(s); |
92 | } | |
93 | ||
a8170e5e | 94 | static uint64_t vpb_sic_read(void *opaque, hwaddr offset, |
62ceeb2c | 95 | unsigned size) |
cdbdb648 PB |
96 | { |
97 | vpb_sic_state *s = (vpb_sic_state *)opaque; | |
98 | ||
cdbdb648 PB |
99 | switch (offset >> 2) { |
100 | case 0: /* STATUS */ | |
101 | return s->level & s->mask; | |
102 | case 1: /* RAWSTAT */ | |
103 | return s->level; | |
104 | case 2: /* ENABLE */ | |
105 | return s->mask; | |
106 | case 4: /* SOFTINT */ | |
107 | return s->level & 1; | |
108 | case 8: /* PICENABLE */ | |
109 | return s->pic_enable; | |
110 | default: | |
e69954b9 | 111 | printf ("vpb_sic_read: Bad register offset 0x%x\n", (int)offset); |
cdbdb648 PB |
112 | return 0; |
113 | } | |
114 | } | |
115 | ||
a8170e5e | 116 | static void vpb_sic_write(void *opaque, hwaddr offset, |
62ceeb2c | 117 | uint64_t value, unsigned size) |
cdbdb648 PB |
118 | { |
119 | vpb_sic_state *s = (vpb_sic_state *)opaque; | |
cdbdb648 PB |
120 | |
121 | switch (offset >> 2) { | |
122 | case 2: /* ENSET */ | |
123 | s->mask |= value; | |
124 | break; | |
125 | case 3: /* ENCLR */ | |
126 | s->mask &= ~value; | |
127 | break; | |
128 | case 4: /* SOFTINTSET */ | |
129 | if (value) | |
130 | s->mask |= 1; | |
131 | break; | |
132 | case 5: /* SOFTINTCLR */ | |
133 | if (value) | |
134 | s->mask &= ~1u; | |
135 | break; | |
136 | case 8: /* PICENSET */ | |
137 | s->pic_enable |= (value & 0x7fe00000); | |
138 | vpb_sic_update_pic(s); | |
139 | break; | |
140 | case 9: /* PICENCLR */ | |
141 | s->pic_enable &= ~value; | |
142 | vpb_sic_update_pic(s); | |
143 | break; | |
144 | default: | |
e69954b9 | 145 | printf ("vpb_sic_write: Bad register offset 0x%x\n", (int)offset); |
cdbdb648 PB |
146 | return; |
147 | } | |
148 | vpb_sic_update(s); | |
149 | } | |
150 | ||
62ceeb2c AK |
151 | static const MemoryRegionOps vpb_sic_ops = { |
152 | .read = vpb_sic_read, | |
153 | .write = vpb_sic_write, | |
154 | .endianness = DEVICE_NATIVE_ENDIAN, | |
cdbdb648 PB |
155 | }; |
156 | ||
0bc91ab3 | 157 | static void vpb_sic_init(Object *obj) |
cdbdb648 | 158 | { |
0bc91ab3 XZ |
159 | DeviceState *dev = DEVICE(obj); |
160 | vpb_sic_state *s = VERSATILE_PB_SIC(obj); | |
161 | SysBusDevice *sbd = SYS_BUS_DEVICE(obj); | |
97aff481 | 162 | int i; |
cdbdb648 | 163 | |
cfc6b245 | 164 | qdev_init_gpio_in(dev, vpb_sic_set_irq, 32); |
97aff481 | 165 | for (i = 0; i < 32; i++) { |
cfc6b245 | 166 | sysbus_init_irq(sbd, &s->parent[i]); |
97aff481 | 167 | } |
3950f18b | 168 | s->irq = 31; |
0bc91ab3 | 169 | memory_region_init_io(&s->iomem, obj, &vpb_sic_ops, s, |
64bde0f3 | 170 | "vpb-sic", 0x1000); |
cfc6b245 | 171 | sysbus_init_mmio(sbd, &s->iomem); |
cdbdb648 PB |
172 | } |
173 | ||
174 | /* Board init. */ | |
175 | ||
16406950 | 176 | /* The AB and PB boards both use the same core, just with different |
370de023 | 177 | peripherals and expansion busses. For now we emulate a subset of the |
16406950 | 178 | PB peripherals and just change the board ID. */ |
cdbdb648 | 179 | |
f93eb9ff AZ |
180 | static struct arm_boot_info versatile_binfo; |
181 | ||
3ef96221 | 182 | static void versatile_init(MachineState *machine, int board_id) |
cdbdb648 | 183 | { |
223a72f1 | 184 | Object *cpuobj; |
20e93374 | 185 | ARMCPU *cpu; |
62ceeb2c | 186 | MemoryRegion *sysmem = get_system_memory(); |
97aff481 | 187 | qemu_irq pic[32]; |
3950f18b | 188 | qemu_irq sic[32]; |
242ea2c6 | 189 | DeviceState *dev, *sysctl; |
7d6e771f | 190 | SysBusDevice *busdev; |
d028d02d | 191 | DeviceState *pl041; |
502a5395 PB |
192 | PCIBus *pci_bus; |
193 | NICInfo *nd; | |
a5c82852 | 194 | I2CBus *i2c; |
502a5395 PB |
195 | int n; |
196 | int done_smc = 0; | |
964c695a | 197 | DriveInfo *dinfo; |
cdbdb648 | 198 | |
5c8c2aaf JCD |
199 | if (machine->ram_size > 0x10000000) { |
200 | /* Device starting at address 0x10000000, | |
201 | * and memory cannot overlap with devices. | |
202 | * Refuse to run rather than behaving very confusingly. | |
203 | */ | |
204 | error_report("versatilepb: memory size must not exceed 256MB"); | |
205 | exit(1); | |
206 | } | |
207 | ||
ba1ba5cc | 208 | cpuobj = object_new(machine->cpu_type); |
223a72f1 | 209 | |
61e2f352 GB |
210 | /* By default ARM1176 CPUs have EL3 enabled. This board does not |
211 | * currently support EL3 so the CPU EL3 property is disabled before | |
212 | * realization. | |
213 | */ | |
214 | if (object_property_find(cpuobj, "has_el3", NULL)) { | |
007b0657 | 215 | object_property_set_bool(cpuobj, false, "has_el3", &error_fatal); |
61e2f352 GB |
216 | } |
217 | ||
007b0657 | 218 | object_property_set_bool(cpuobj, true, "realized", &error_fatal); |
223a72f1 GB |
219 | |
220 | cpu = ARM_CPU(cpuobj); | |
221 | ||
1235fc06 | 222 | /* ??? RAM should repeat to fill physical memory space. */ |
cdbdb648 | 223 | /* SDRAM at address zero. */ |
6cf41f55 | 224 | memory_region_add_subregion(sysmem, 0, machine->ram); |
cdbdb648 | 225 | |
3e80f690 | 226 | sysctl = qdev_new("realview_sysctl"); |
242ea2c6 | 227 | qdev_prop_set_uint32(sysctl, "sys_id", 0x41007004); |
242ea2c6 | 228 | qdev_prop_set_uint32(sysctl, "proc_id", 0x02000000); |
3c6ef471 | 229 | sysbus_realize_and_unref(SYS_BUS_DEVICE(sysctl), &error_fatal); |
1356b98d | 230 | sysbus_mmio_map(SYS_BUS_DEVICE(sysctl), 0, 0x10000000); |
242ea2c6 | 231 | |
97aff481 | 232 | dev = sysbus_create_varargs("pl190", 0x10140000, |
bace999f PM |
233 | qdev_get_gpio_in(DEVICE(cpu), ARM_CPU_IRQ), |
234 | qdev_get_gpio_in(DEVICE(cpu), ARM_CPU_FIQ), | |
235 | NULL); | |
97aff481 | 236 | for (n = 0; n < 32; n++) { |
067a3ddc | 237 | pic[n] = qdev_get_gpio_in(dev, n); |
97aff481 | 238 | } |
cfc6b245 | 239 | dev = sysbus_create_simple(TYPE_VERSATILE_PB_SIC, 0x10003000, NULL); |
3950f18b | 240 | for (n = 0; n < 32; n++) { |
1356b98d | 241 | sysbus_connect_irq(SYS_BUS_DEVICE(dev), n, pic[n]); |
067a3ddc | 242 | sic[n] = qdev_get_gpio_in(dev, n); |
3950f18b | 243 | } |
86394e96 PB |
244 | |
245 | sysbus_create_simple("pl050_keyboard", 0x10006000, sic[3]); | |
246 | sysbus_create_simple("pl050_mouse", 0x10007000, sic[4]); | |
cdbdb648 | 247 | |
3e80f690 | 248 | dev = qdev_new("versatile_pci"); |
1356b98d | 249 | busdev = SYS_BUS_DEVICE(dev); |
3c6ef471 | 250 | sysbus_realize_and_unref(busdev, &error_fatal); |
7468d73a PM |
251 | sysbus_mmio_map(busdev, 0, 0x10001000); /* PCI controller regs */ |
252 | sysbus_mmio_map(busdev, 1, 0x41000000); /* PCI self-config */ | |
253 | sysbus_mmio_map(busdev, 2, 0x42000000); /* PCI config */ | |
254 | sysbus_mmio_map(busdev, 3, 0x43000000); /* PCI I/O */ | |
89a32d32 PM |
255 | sysbus_mmio_map(busdev, 4, 0x44000000); /* PCI memory window 1 */ |
256 | sysbus_mmio_map(busdev, 5, 0x50000000); /* PCI memory window 2 */ | |
257 | sysbus_mmio_map(busdev, 6, 0x60000000); /* PCI memory window 3 */ | |
7d6e771f PM |
258 | sysbus_connect_irq(busdev, 0, sic[27]); |
259 | sysbus_connect_irq(busdev, 1, sic[28]); | |
260 | sysbus_connect_irq(busdev, 2, sic[29]); | |
261 | sysbus_connect_irq(busdev, 3, sic[30]); | |
02e2da45 | 262 | pci_bus = (PCIBus *)qdev_get_child_bus(dev, "pci"); |
0027b06d | 263 | |
502a5395 PB |
264 | for(n = 0; n < nb_nics; n++) { |
265 | nd = &nd_table[n]; | |
0ae18cee | 266 | |
e6b3c8ca | 267 | if (!done_smc && (!nd->model || strcmp(nd->model, "smc91c111") == 0)) { |
d537cf6c | 268 | smc91c111_init(nd, 0x10010000, sic[25]); |
0ae18cee | 269 | done_smc = 1; |
cdbdb648 | 270 | } else { |
29b358f9 | 271 | pci_nic_init_nofail(nd, pci_bus, "rtl8139", NULL); |
cdbdb648 PB |
272 | } |
273 | } | |
4bcbe0b6 | 274 | if (machine_usb(machine)) { |
afb9a60e | 275 | pci_create_simple(pci_bus, -1, "pci-ohci"); |
0d92ed30 | 276 | } |
9be5dafe PB |
277 | n = drive_get_max_bus(IF_SCSI); |
278 | while (n >= 0) { | |
877eb21d MCA |
279 | dev = DEVICE(pci_create_simple(pci_bus, -1, "lsi53c895a")); |
280 | lsi53c8xx_handle_legacy_cmdline(dev); | |
9be5dafe | 281 | n--; |
7d8406be | 282 | } |
cdbdb648 | 283 | |
9bca0edb PM |
284 | pl011_create(0x101f1000, pic[12], serial_hd(0)); |
285 | pl011_create(0x101f2000, pic[13], serial_hd(1)); | |
286 | pl011_create(0x101f3000, pic[14], serial_hd(2)); | |
287 | pl011_create(0x10009000, sic[6], serial_hd(3)); | |
cdbdb648 | 288 | |
3e80f690 | 289 | dev = qdev_new("pl080"); |
112a829f PM |
290 | object_property_set_link(OBJECT(dev), OBJECT(sysmem), "downstream", |
291 | &error_fatal); | |
112a829f | 292 | busdev = SYS_BUS_DEVICE(dev); |
3c6ef471 | 293 | sysbus_realize_and_unref(busdev, &error_fatal); |
112a829f PM |
294 | sysbus_mmio_map(busdev, 0, 0x10130000); |
295 | sysbus_connect_irq(busdev, 0, pic[17]); | |
296 | ||
6a824ec3 PB |
297 | sysbus_create_simple("sp804", 0x101e2000, pic[4]); |
298 | sysbus_create_simple("sp804", 0x101e3000, pic[5]); | |
cdbdb648 | 299 | |
853e65e0 JCPV |
300 | sysbus_create_simple("pl061", 0x101e4000, pic[6]); |
301 | sysbus_create_simple("pl061", 0x101e5000, pic[7]); | |
302 | sysbus_create_simple("pl061", 0x101e6000, pic[8]); | |
303 | sysbus_create_simple("pl061", 0x101e7000, pic[9]); | |
304 | ||
cdbdb648 PB |
305 | /* The versatile/PB actually has a modified Color LCD controller |
306 | that includes hardware cursor support from the PL111. */ | |
242ea2c6 PM |
307 | dev = sysbus_create_simple("pl110_versatile", 0x10120000, pic[16]); |
308 | /* Wire up the mux control signals from the SYS_CLCD register */ | |
309 | qdev_connect_gpio_out(sysctl, 0, qdev_get_gpio_in(dev, 0)); | |
cdbdb648 | 310 | |
aa9311d8 PB |
311 | sysbus_create_varargs("pl181", 0x10005000, sic[22], sic[1], NULL); |
312 | sysbus_create_varargs("pl181", 0x1000b000, sic[23], sic[2], NULL); | |
a1bb27b1 | 313 | |
7e1543c2 | 314 | /* Add PL031 Real Time Clock. */ |
a63bdb31 | 315 | sysbus_create_simple("pl031", 0x101e8000, pic[10]); |
7e1543c2 | 316 | |
b1f05696 | 317 | dev = sysbus_create_simple("versatile_i2c", 0x10002000, NULL); |
a5c82852 | 318 | i2c = (I2CBus *)qdev_get_child_bus(dev, "i2c"); |
b1f05696 OA |
319 | i2c_create_slave(i2c, "ds1338", 0x68); |
320 | ||
d028d02d | 321 | /* Add PL041 AACI Interface to the LM4549 codec */ |
3e80f690 | 322 | pl041 = qdev_new("pl041"); |
d028d02d | 323 | qdev_prop_set_uint32(pl041, "nc_fifo_depth", 512); |
3c6ef471 | 324 | sysbus_realize_and_unref(SYS_BUS_DEVICE(pl041), &error_fatal); |
1356b98d AF |
325 | sysbus_mmio_map(SYS_BUS_DEVICE(pl041), 0, 0x10004000); |
326 | sysbus_connect_irq(SYS_BUS_DEVICE(pl041), 0, sic[24]); | |
d028d02d | 327 | |
16406950 | 328 | /* Memory map for Versatile/PB: */ |
cdbdb648 PB |
329 | /* 0x10000000 System registers. */ |
330 | /* 0x10001000 PCI controller config registers. */ | |
331 | /* 0x10002000 Serial bus interface. */ | |
332 | /* 0x10003000 Secondary interrupt controller. */ | |
333 | /* 0x10004000 AACI (audio). */ | |
a1bb27b1 | 334 | /* 0x10005000 MMCI0. */ |
cdbdb648 PB |
335 | /* 0x10006000 KMI0 (keyboard). */ |
336 | /* 0x10007000 KMI1 (mouse). */ | |
337 | /* 0x10008000 Character LCD Interface. */ | |
338 | /* 0x10009000 UART3. */ | |
339 | /* 0x1000a000 Smart card 1. */ | |
a1bb27b1 | 340 | /* 0x1000b000 MMCI1. */ |
cdbdb648 PB |
341 | /* 0x10010000 Ethernet. */ |
342 | /* 0x10020000 USB. */ | |
343 | /* 0x10100000 SSMC. */ | |
344 | /* 0x10110000 MPMC. */ | |
345 | /* 0x10120000 CLCD Controller. */ | |
346 | /* 0x10130000 DMA Controller. */ | |
347 | /* 0x10140000 Vectored interrupt controller. */ | |
348 | /* 0x101d0000 AHB Monitor Interface. */ | |
349 | /* 0x101e0000 System Controller. */ | |
350 | /* 0x101e1000 Watchdog Interface. */ | |
351 | /* 0x101e2000 Timer 0/1. */ | |
352 | /* 0x101e3000 Timer 2/3. */ | |
353 | /* 0x101e4000 GPIO port 0. */ | |
354 | /* 0x101e5000 GPIO port 1. */ | |
355 | /* 0x101e6000 GPIO port 2. */ | |
356 | /* 0x101e7000 GPIO port 3. */ | |
357 | /* 0x101e8000 RTC. */ | |
358 | /* 0x101f0000 Smart card 0. */ | |
359 | /* 0x101f1000 UART0. */ | |
360 | /* 0x101f2000 UART1. */ | |
361 | /* 0x101f3000 UART2. */ | |
362 | /* 0x101f4000 SSPI. */ | |
964c695a EB |
363 | /* 0x34000000 NOR Flash */ |
364 | ||
365 | dinfo = drive_get(IF_PFLASH, 0, 0); | |
940d5b13 | 366 | if (!pflash_cfi01_register(VERSATILE_FLASH_ADDR, "versatile.flash", |
fa1d36df | 367 | VERSATILE_FLASH_SIZE, |
4be74634 | 368 | dinfo ? blk_by_legacy_dinfo(dinfo) : NULL, |
964c695a | 369 | VERSATILE_FLASH_SECT_SIZE, |
964c695a EB |
370 | 4, 0x0089, 0x0018, 0x0000, 0x0, 0)) { |
371 | fprintf(stderr, "qemu: Error registering flash memory.\n"); | |
372 | } | |
cdbdb648 | 373 | |
3ef96221 | 374 | versatile_binfo.ram_size = machine->ram_size; |
f93eb9ff | 375 | versatile_binfo.board_id = board_id; |
2744ece8 | 376 | arm_load_kernel(cpu, machine, &versatile_binfo); |
16406950 PB |
377 | } |
378 | ||
3ef96221 | 379 | static void vpb_init(MachineState *machine) |
16406950 | 380 | { |
3ef96221 | 381 | versatile_init(machine, 0x183); |
16406950 PB |
382 | } |
383 | ||
3ef96221 | 384 | static void vab_init(MachineState *machine) |
16406950 | 385 | { |
3ef96221 | 386 | versatile_init(machine, 0x25e); |
cdbdb648 PB |
387 | } |
388 | ||
8a661aea | 389 | static void versatilepb_class_init(ObjectClass *oc, void *data) |
e264d29d | 390 | { |
8a661aea AF |
391 | MachineClass *mc = MACHINE_CLASS(oc); |
392 | ||
e264d29d EH |
393 | mc->desc = "ARM Versatile/PB (ARM926EJ-S)"; |
394 | mc->init = vpb_init; | |
395 | mc->block_default_type = IF_SCSI; | |
4672cbd7 | 396 | mc->ignore_memory_transaction_failures = true; |
ba1ba5cc | 397 | mc->default_cpu_type = ARM_CPU_TYPE_NAME("arm926"); |
6cf41f55 | 398 | mc->default_ram_id = "versatile.ram"; |
e264d29d | 399 | } |
16406950 | 400 | |
8a661aea AF |
401 | static const TypeInfo versatilepb_type = { |
402 | .name = MACHINE_TYPE_NAME("versatilepb"), | |
403 | .parent = TYPE_MACHINE, | |
404 | .class_init = versatilepb_class_init, | |
405 | }; | |
3950f18b | 406 | |
8a661aea | 407 | static void versatileab_class_init(ObjectClass *oc, void *data) |
f80f9ec9 | 408 | { |
8a661aea AF |
409 | MachineClass *mc = MACHINE_CLASS(oc); |
410 | ||
e264d29d EH |
411 | mc->desc = "ARM Versatile/AB (ARM926EJ-S)"; |
412 | mc->init = vab_init; | |
413 | mc->block_default_type = IF_SCSI; | |
4672cbd7 | 414 | mc->ignore_memory_transaction_failures = true; |
ba1ba5cc | 415 | mc->default_cpu_type = ARM_CPU_TYPE_NAME("arm926"); |
6cf41f55 | 416 | mc->default_ram_id = "versatile.ram"; |
f80f9ec9 AL |
417 | } |
418 | ||
8a661aea AF |
419 | static const TypeInfo versatileab_type = { |
420 | .name = MACHINE_TYPE_NAME("versatileab"), | |
421 | .parent = TYPE_MACHINE, | |
422 | .class_init = versatileab_class_init, | |
423 | }; | |
424 | ||
425 | static void versatile_machine_init(void) | |
426 | { | |
427 | type_register_static(&versatilepb_type); | |
428 | type_register_static(&versatileab_type); | |
429 | } | |
430 | ||
0e6aac87 | 431 | type_init(versatile_machine_init) |
f80f9ec9 | 432 | |
999e12bb AL |
433 | static void vpb_sic_class_init(ObjectClass *klass, void *data) |
434 | { | |
39bffca2 | 435 | DeviceClass *dc = DEVICE_CLASS(klass); |
999e12bb | 436 | |
39bffca2 | 437 | dc->vmsd = &vmstate_vpb_sic; |
999e12bb AL |
438 | } |
439 | ||
8c43a6f0 | 440 | static const TypeInfo vpb_sic_info = { |
cfc6b245 | 441 | .name = TYPE_VERSATILE_PB_SIC, |
39bffca2 AL |
442 | .parent = TYPE_SYS_BUS_DEVICE, |
443 | .instance_size = sizeof(vpb_sic_state), | |
0bc91ab3 | 444 | .instance_init = vpb_sic_init, |
39bffca2 | 445 | .class_init = vpb_sic_class_init, |
a796d0ac PM |
446 | }; |
447 | ||
83f7d43a | 448 | static void versatilepb_register_types(void) |
3950f18b | 449 | { |
39bffca2 | 450 | type_register_static(&vpb_sic_info); |
3950f18b PB |
451 | } |
452 | ||
83f7d43a | 453 | type_init(versatilepb_register_types) |