]>
Commit | Line | Data |
---|---|---|
47d37dd9 JQ |
1 | /* |
2 | * QEMU PCI VGA Emulator. | |
3 | * | |
cc228248 GH |
4 | * see docs/specs/standard-vga.txt for virtual hardware specs. |
5 | * | |
47d37dd9 JQ |
6 | * Copyright (c) 2003 Fabrice Bellard |
7 | * | |
8 | * Permission is hereby granted, free of charge, to any person obtaining a copy | |
9 | * of this software and associated documentation files (the "Software"), to deal | |
10 | * in the Software without restriction, including without limitation the rights | |
11 | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell | |
12 | * copies of the Software, and to permit persons to whom the Software is | |
13 | * furnished to do so, subject to the following conditions: | |
14 | * | |
15 | * The above copyright notice and this permission notice shall be included in | |
16 | * all copies or substantial portions of the Software. | |
17 | * | |
18 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
19 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
20 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
21 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
22 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, | |
23 | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN | |
24 | * THE SOFTWARE. | |
25 | */ | |
0b8fa32f | 26 | |
47df5154 | 27 | #include "qemu/osdep.h" |
83c9f4ca | 28 | #include "hw/pci/pci.h" |
a27bd6c7 | 29 | #include "hw/qdev-properties.h" |
d6454270 | 30 | #include "migration/vmstate.h" |
47b43a1f | 31 | #include "vga_int.h" |
28ecbaee | 32 | #include "ui/pixel_ops.h" |
0b8fa32f | 33 | #include "qemu/module.h" |
1de7afc9 | 34 | #include "qemu/timer.h" |
83c9f4ca | 35 | #include "hw/loader.h" |
d46b40fc | 36 | #include "hw/display/edid.h" |
db1015e9 | 37 | #include "qom/object.h" |
47d37dd9 | 38 | |
803ff052 GH |
39 | enum vga_pci_flags { |
40 | PCI_VGA_FLAG_ENABLE_MMIO = 1, | |
b5682aa4 | 41 | PCI_VGA_FLAG_ENABLE_QEXT = 2, |
d46b40fc | 42 | PCI_VGA_FLAG_ENABLE_EDID = 3, |
803ff052 GH |
43 | }; |
44 | ||
db1015e9 | 45 | struct PCIVGAState { |
47d37dd9 JQ |
46 | PCIDevice dev; |
47 | VGACommonState vga; | |
803ff052 | 48 | uint32_t flags; |
d46b40fc | 49 | qemu_edid_info edid_info; |
803ff052 | 50 | MemoryRegion mmio; |
d46b40fc | 51 | MemoryRegion mrs[4]; |
35f171a2 | 52 | uint8_t edid[384]; |
db1015e9 | 53 | }; |
47d37dd9 | 54 | |
176c324f | 55 | #define TYPE_PCI_VGA "pci-vga" |
8063396b | 56 | OBJECT_DECLARE_SIMPLE_TYPE(PCIVGAState, PCI_VGA) |
176c324f | 57 | |
a4f9631c JQ |
58 | static const VMStateDescription vmstate_vga_pci = { |
59 | .name = "vga", | |
60 | .version_id = 2, | |
61 | .minimum_version_id = 2, | |
d49805ae | 62 | .fields = (VMStateField[]) { |
a4f9631c JQ |
63 | VMSTATE_PCI_DEVICE(dev, PCIVGAState), |
64 | VMSTATE_STRUCT(vga, PCIVGAState, 0, vmstate_vga_common, VGACommonState), | |
65 | VMSTATE_END_OF_LIST() | |
47d37dd9 | 66 | } |
a4f9631c | 67 | }; |
47d37dd9 | 68 | |
a8170e5e | 69 | static uint64_t pci_vga_ioport_read(void *ptr, hwaddr addr, |
803ff052 GH |
70 | unsigned size) |
71 | { | |
cf45ec6a | 72 | VGACommonState *s = ptr; |
803ff052 GH |
73 | uint64_t ret = 0; |
74 | ||
75 | switch (size) { | |
76 | case 1: | |
cf45ec6a | 77 | ret = vga_ioport_read(s, addr + 0x3c0); |
803ff052 GH |
78 | break; |
79 | case 2: | |
cf45ec6a GH |
80 | ret = vga_ioport_read(s, addr + 0x3c0); |
81 | ret |= vga_ioport_read(s, addr + 0x3c1) << 8; | |
803ff052 GH |
82 | break; |
83 | } | |
84 | return ret; | |
85 | } | |
86 | ||
a8170e5e | 87 | static void pci_vga_ioport_write(void *ptr, hwaddr addr, |
803ff052 GH |
88 | uint64_t val, unsigned size) |
89 | { | |
cf45ec6a | 90 | VGACommonState *s = ptr; |
c96c53b5 | 91 | |
803ff052 GH |
92 | switch (size) { |
93 | case 1: | |
cf45ec6a | 94 | vga_ioport_write(s, addr + 0x3c0, val); |
803ff052 GH |
95 | break; |
96 | case 2: | |
97 | /* | |
98 | * Update bytes in little endian order. Allows to update | |
99 | * indexed registers with a single word write because the | |
100 | * index byte is updated first. | |
101 | */ | |
cf45ec6a GH |
102 | vga_ioport_write(s, addr + 0x3c0, val & 0xff); |
103 | vga_ioport_write(s, addr + 0x3c1, (val >> 8) & 0xff); | |
803ff052 GH |
104 | break; |
105 | } | |
106 | } | |
107 | ||
108 | static const MemoryRegionOps pci_vga_ioport_ops = { | |
109 | .read = pci_vga_ioport_read, | |
110 | .write = pci_vga_ioport_write, | |
111 | .valid.min_access_size = 1, | |
112 | .valid.max_access_size = 4, | |
113 | .impl.min_access_size = 1, | |
114 | .impl.max_access_size = 2, | |
115 | .endianness = DEVICE_LITTLE_ENDIAN, | |
116 | }; | |
117 | ||
a8170e5e | 118 | static uint64_t pci_vga_bochs_read(void *ptr, hwaddr addr, |
803ff052 GH |
119 | unsigned size) |
120 | { | |
cf45ec6a | 121 | VGACommonState *s = ptr; |
803ff052 GH |
122 | int index = addr >> 1; |
123 | ||
cf45ec6a GH |
124 | vbe_ioport_write_index(s, 0, index); |
125 | return vbe_ioport_read_data(s, 0); | |
803ff052 GH |
126 | } |
127 | ||
a8170e5e | 128 | static void pci_vga_bochs_write(void *ptr, hwaddr addr, |
803ff052 GH |
129 | uint64_t val, unsigned size) |
130 | { | |
cf45ec6a | 131 | VGACommonState *s = ptr; |
803ff052 GH |
132 | int index = addr >> 1; |
133 | ||
cf45ec6a GH |
134 | vbe_ioport_write_index(s, 0, index); |
135 | vbe_ioport_write_data(s, 0, val); | |
803ff052 GH |
136 | } |
137 | ||
138 | static const MemoryRegionOps pci_vga_bochs_ops = { | |
139 | .read = pci_vga_bochs_read, | |
140 | .write = pci_vga_bochs_write, | |
141 | .valid.min_access_size = 1, | |
142 | .valid.max_access_size = 4, | |
143 | .impl.min_access_size = 2, | |
144 | .impl.max_access_size = 2, | |
145 | .endianness = DEVICE_LITTLE_ENDIAN, | |
146 | }; | |
147 | ||
b5682aa4 GH |
148 | static uint64_t pci_vga_qext_read(void *ptr, hwaddr addr, unsigned size) |
149 | { | |
cf45ec6a | 150 | VGACommonState *s = ptr; |
b5682aa4 GH |
151 | |
152 | switch (addr) { | |
153 | case PCI_VGA_QEXT_REG_SIZE: | |
154 | return PCI_VGA_QEXT_SIZE; | |
155 | case PCI_VGA_QEXT_REG_BYTEORDER: | |
cf45ec6a | 156 | return s->big_endian_fb ? |
b5682aa4 GH |
157 | PCI_VGA_QEXT_BIG_ENDIAN : PCI_VGA_QEXT_LITTLE_ENDIAN; |
158 | default: | |
159 | return 0; | |
160 | } | |
161 | } | |
162 | ||
163 | static void pci_vga_qext_write(void *ptr, hwaddr addr, | |
164 | uint64_t val, unsigned size) | |
165 | { | |
cf45ec6a | 166 | VGACommonState *s = ptr; |
b5682aa4 GH |
167 | |
168 | switch (addr) { | |
169 | case PCI_VGA_QEXT_REG_BYTEORDER: | |
170 | if (val == PCI_VGA_QEXT_BIG_ENDIAN) { | |
cf45ec6a | 171 | s->big_endian_fb = true; |
b5682aa4 GH |
172 | } |
173 | if (val == PCI_VGA_QEXT_LITTLE_ENDIAN) { | |
cf45ec6a | 174 | s->big_endian_fb = false; |
b5682aa4 GH |
175 | } |
176 | break; | |
177 | } | |
178 | } | |
179 | ||
3c2784fc DG |
180 | static bool vga_get_big_endian_fb(Object *obj, Error **errp) |
181 | { | |
176c324f | 182 | PCIVGAState *d = PCI_VGA(PCI_DEVICE(obj)); |
3c2784fc DG |
183 | |
184 | return d->vga.big_endian_fb; | |
185 | } | |
186 | ||
187 | static void vga_set_big_endian_fb(Object *obj, bool value, Error **errp) | |
188 | { | |
176c324f | 189 | PCIVGAState *d = PCI_VGA(PCI_DEVICE(obj)); |
3c2784fc DG |
190 | |
191 | d->vga.big_endian_fb = value; | |
192 | } | |
193 | ||
b5682aa4 GH |
194 | static const MemoryRegionOps pci_vga_qext_ops = { |
195 | .read = pci_vga_qext_read, | |
196 | .write = pci_vga_qext_write, | |
197 | .valid.min_access_size = 4, | |
198 | .valid.max_access_size = 4, | |
199 | .endianness = DEVICE_LITTLE_ENDIAN, | |
200 | }; | |
201 | ||
c5d4dac8 | 202 | void pci_std_vga_mmio_region_init(VGACommonState *s, |
93abfc88 | 203 | Object *owner, |
c5d4dac8 GH |
204 | MemoryRegion *parent, |
205 | MemoryRegion *subs, | |
d46b40fc | 206 | bool qext, bool edid) |
220869e1 | 207 | { |
d46b40fc GH |
208 | PCIVGAState *d = container_of(s, PCIVGAState, vga); |
209 | ||
93abfc88 | 210 | memory_region_init_io(&subs[0], owner, &pci_vga_ioport_ops, s, |
220869e1 GH |
211 | "vga ioports remapped", PCI_VGA_IOPORT_SIZE); |
212 | memory_region_add_subregion(parent, PCI_VGA_IOPORT_OFFSET, | |
213 | &subs[0]); | |
214 | ||
93abfc88 | 215 | memory_region_init_io(&subs[1], owner, &pci_vga_bochs_ops, s, |
220869e1 GH |
216 | "bochs dispi interface", PCI_VGA_BOCHS_SIZE); |
217 | memory_region_add_subregion(parent, PCI_VGA_BOCHS_OFFSET, | |
218 | &subs[1]); | |
219 | ||
220 | if (qext) { | |
93abfc88 | 221 | memory_region_init_io(&subs[2], owner, &pci_vga_qext_ops, s, |
220869e1 GH |
222 | "qemu extended regs", PCI_VGA_QEXT_SIZE); |
223 | memory_region_add_subregion(parent, PCI_VGA_QEXT_OFFSET, | |
224 | &subs[2]); | |
225 | } | |
d46b40fc GH |
226 | |
227 | if (edid) { | |
228 | qemu_edid_generate(d->edid, sizeof(d->edid), &d->edid_info); | |
229 | qemu_edid_region_io(&subs[3], owner, d->edid, sizeof(d->edid)); | |
230 | memory_region_add_subregion(parent, 0, &subs[3]); | |
231 | } | |
220869e1 GH |
232 | } |
233 | ||
9af21dbe | 234 | static void pci_std_vga_realize(PCIDevice *dev, Error **errp) |
47d37dd9 | 235 | { |
176c324f | 236 | PCIVGAState *d = PCI_VGA(dev); |
0d0302e2 | 237 | VGACommonState *s = &d->vga; |
220869e1 | 238 | bool qext = false; |
d46b40fc | 239 | bool edid = false; |
47d37dd9 | 240 | |
0d0302e2 | 241 | /* vga + console init */ |
6832deb8 TH |
242 | if (!vga_common_init(s, OBJECT(dev), errp)) { |
243 | return; | |
244 | } | |
712f0cc7 PB |
245 | vga_init(s, OBJECT(dev), pci_address_space(dev), pci_address_space_io(dev), |
246 | true); | |
47d37dd9 | 247 | |
5643706a | 248 | s->con = graphic_console_init(DEVICE(dev), 0, s->hw_ops, s); |
47d37dd9 | 249 | |
0d0302e2 GH |
250 | /* XXX: VGA_RAM_SIZE must be a power of two */ |
251 | pci_register_bar(&d->dev, 0, PCI_BASE_ADDRESS_MEM_PREFETCH, &s->vram); | |
47d37dd9 | 252 | |
803ff052 GH |
253 | /* mmio bar for vga register access */ |
254 | if (d->flags & (1 << PCI_VGA_FLAG_ENABLE_MMIO)) { | |
f872c762 GH |
255 | memory_region_init_io(&d->mmio, OBJECT(dev), &unassigned_io_ops, NULL, |
256 | "vga.mmio", PCI_VGA_MMIO_SIZE); | |
b5682aa4 GH |
257 | |
258 | if (d->flags & (1 << PCI_VGA_FLAG_ENABLE_QEXT)) { | |
220869e1 | 259 | qext = true; |
b5682aa4 GH |
260 | pci_set_byte(&d->dev.config[PCI_REVISION_ID], 2); |
261 | } | |
d46b40fc GH |
262 | if (d->flags & (1 << PCI_VGA_FLAG_ENABLE_EDID)) { |
263 | edid = true; | |
264 | } | |
265 | pci_std_vga_mmio_region_init(s, OBJECT(dev), &d->mmio, d->mrs, | |
266 | qext, edid); | |
b5682aa4 | 267 | |
803ff052 GH |
268 | pci_register_bar(&d->dev, 2, PCI_BASE_ADDRESS_SPACE_MEMORY, &d->mmio); |
269 | } | |
47d37dd9 JQ |
270 | } |
271 | ||
9af21dbe | 272 | static void pci_secondary_vga_realize(PCIDevice *dev, Error **errp) |
63e3e24d | 273 | { |
176c324f | 274 | PCIVGAState *d = PCI_VGA(dev); |
63e3e24d | 275 | VGACommonState *s = &d->vga; |
220869e1 | 276 | bool qext = false; |
d46b40fc | 277 | bool edid = false; |
63e3e24d GH |
278 | |
279 | /* vga + console init */ | |
6832deb8 TH |
280 | if (!vga_common_init(s, OBJECT(dev), errp)) { |
281 | return; | |
282 | } | |
63e3e24d GH |
283 | s->con = graphic_console_init(DEVICE(dev), 0, s->hw_ops, s); |
284 | ||
285 | /* mmio bar */ | |
f872c762 GH |
286 | memory_region_init_io(&d->mmio, OBJECT(dev), &unassigned_io_ops, NULL, |
287 | "vga.mmio", PCI_VGA_MMIO_SIZE); | |
63e3e24d | 288 | |
b5682aa4 | 289 | if (d->flags & (1 << PCI_VGA_FLAG_ENABLE_QEXT)) { |
220869e1 | 290 | qext = true; |
b5682aa4 GH |
291 | pci_set_byte(&d->dev.config[PCI_REVISION_ID], 2); |
292 | } | |
d46b40fc GH |
293 | if (d->flags & (1 << PCI_VGA_FLAG_ENABLE_EDID)) { |
294 | edid = true; | |
295 | } | |
296 | pci_std_vga_mmio_region_init(s, OBJECT(dev), &d->mmio, d->mrs, qext, edid); | |
b5682aa4 | 297 | |
63e3e24d GH |
298 | pci_register_bar(&d->dev, 0, PCI_BASE_ADDRESS_MEM_PREFETCH, &s->vram); |
299 | pci_register_bar(&d->dev, 2, PCI_BASE_ADDRESS_SPACE_MEMORY, &d->mmio); | |
3c2784fc | 300 | } |
63e3e24d | 301 | |
fc70514c GH |
302 | static void pci_secondary_vga_exit(PCIDevice *dev) |
303 | { | |
304 | PCIVGAState *d = PCI_VGA(dev); | |
305 | VGACommonState *s = &d->vga; | |
306 | ||
307 | graphic_console_close(s->con); | |
0ab90e61 RN |
308 | memory_region_del_subregion(&d->mmio, &d->mrs[0]); |
309 | memory_region_del_subregion(&d->mmio, &d->mrs[1]); | |
310 | if (d->flags & (1 << PCI_VGA_FLAG_ENABLE_QEXT)) { | |
311 | memory_region_del_subregion(&d->mmio, &d->mrs[2]); | |
312 | } | |
313 | if (d->flags & (1 << PCI_VGA_FLAG_ENABLE_EDID)) { | |
314 | memory_region_del_subregion(&d->mmio, &d->mrs[3]); | |
315 | } | |
fc70514c GH |
316 | } |
317 | ||
3c2784fc DG |
318 | static void pci_secondary_vga_init(Object *obj) |
319 | { | |
320 | /* Expose framebuffer byteorder via QOM */ | |
321 | object_property_add_bool(obj, "big-endian-framebuffer", | |
d2623129 | 322 | vga_get_big_endian_fb, vga_set_big_endian_fb); |
63e3e24d GH |
323 | } |
324 | ||
325 | static void pci_secondary_vga_reset(DeviceState *dev) | |
326 | { | |
176c324f | 327 | PCIVGAState *d = PCI_VGA(PCI_DEVICE(dev)); |
63e3e24d GH |
328 | vga_common_reset(&d->vga); |
329 | } | |
330 | ||
4a1e244e | 331 | static Property vga_pci_properties[] = { |
9e56edcf | 332 | DEFINE_PROP_UINT32("vgamem_mb", PCIVGAState, vga.vram_size_mb, 16), |
803ff052 | 333 | DEFINE_PROP_BIT("mmio", PCIVGAState, flags, PCI_VGA_FLAG_ENABLE_MMIO, true), |
b5682aa4 GH |
334 | DEFINE_PROP_BIT("qemu-extended-regs", |
335 | PCIVGAState, flags, PCI_VGA_FLAG_ENABLE_QEXT, true), | |
d46b40fc | 336 | DEFINE_PROP_BIT("edid", |
0a719662 | 337 | PCIVGAState, flags, PCI_VGA_FLAG_ENABLE_EDID, true), |
d46b40fc | 338 | DEFINE_EDID_PROPERTIES(PCIVGAState, edid_info), |
1fcfdc43 | 339 | DEFINE_PROP_BOOL("global-vmstate", PCIVGAState, vga.global_vmstate, false), |
4a1e244e GH |
340 | DEFINE_PROP_END_OF_LIST(), |
341 | }; | |
342 | ||
63e3e24d GH |
343 | static Property secondary_pci_properties[] = { |
344 | DEFINE_PROP_UINT32("vgamem_mb", PCIVGAState, vga.vram_size_mb, 16), | |
b5682aa4 GH |
345 | DEFINE_PROP_BIT("qemu-extended-regs", |
346 | PCIVGAState, flags, PCI_VGA_FLAG_ENABLE_QEXT, true), | |
d46b40fc | 347 | DEFINE_PROP_BIT("edid", |
0a719662 | 348 | PCIVGAState, flags, PCI_VGA_FLAG_ENABLE_EDID, true), |
d46b40fc | 349 | DEFINE_EDID_PROPERTIES(PCIVGAState, edid_info), |
63e3e24d GH |
350 | DEFINE_PROP_END_OF_LIST(), |
351 | }; | |
352 | ||
176c324f GA |
353 | static void vga_pci_class_init(ObjectClass *klass, void *data) |
354 | { | |
355 | DeviceClass *dc = DEVICE_CLASS(klass); | |
356 | PCIDeviceClass *k = PCI_DEVICE_CLASS(klass); | |
357 | ||
358 | k->vendor_id = PCI_VENDOR_ID_QEMU; | |
359 | k->device_id = PCI_DEVICE_ID_QEMU_VGA; | |
360 | dc->vmsd = &vmstate_vga_pci; | |
361 | set_bit(DEVICE_CATEGORY_DISPLAY, dc->categories); | |
362 | } | |
363 | ||
364 | static const TypeInfo vga_pci_type_info = { | |
365 | .name = TYPE_PCI_VGA, | |
366 | .parent = TYPE_PCI_DEVICE, | |
367 | .instance_size = sizeof(PCIVGAState), | |
368 | .abstract = true, | |
369 | .class_init = vga_pci_class_init, | |
fd3b02c8 EH |
370 | .interfaces = (InterfaceInfo[]) { |
371 | { INTERFACE_CONVENTIONAL_PCI_DEVICE }, | |
372 | { }, | |
373 | }, | |
176c324f GA |
374 | }; |
375 | ||
40021f08 AL |
376 | static void vga_class_init(ObjectClass *klass, void *data) |
377 | { | |
39bffca2 | 378 | DeviceClass *dc = DEVICE_CLASS(klass); |
40021f08 AL |
379 | PCIDeviceClass *k = PCI_DEVICE_CLASS(klass); |
380 | ||
9af21dbe | 381 | k->realize = pci_std_vga_realize; |
40021f08 | 382 | k->romfile = "vgabios-stdvga.bin"; |
40021f08 | 383 | k->class_id = PCI_CLASS_DISPLAY_VGA; |
4f67d30b | 384 | device_class_set_props(dc, vga_pci_properties); |
2897ae02 | 385 | dc->hotpluggable = false; |
59497037 EH |
386 | |
387 | /* Expose framebuffer byteorder via QOM */ | |
388 | object_class_property_add_bool(klass, "big-endian-framebuffer", | |
389 | vga_get_big_endian_fb, vga_set_big_endian_fb); | |
40021f08 | 390 | } |
32902772 | 391 | |
63e3e24d GH |
392 | static void secondary_class_init(ObjectClass *klass, void *data) |
393 | { | |
394 | DeviceClass *dc = DEVICE_CLASS(klass); | |
395 | PCIDeviceClass *k = PCI_DEVICE_CLASS(klass); | |
396 | ||
9af21dbe | 397 | k->realize = pci_secondary_vga_realize; |
fc70514c | 398 | k->exit = pci_secondary_vga_exit; |
63e3e24d | 399 | k->class_id = PCI_CLASS_DISPLAY_OTHER; |
4f67d30b | 400 | device_class_set_props(dc, secondary_pci_properties); |
63e3e24d GH |
401 | dc->reset = pci_secondary_vga_reset; |
402 | } | |
403 | ||
8c43a6f0 | 404 | static const TypeInfo vga_info = { |
39bffca2 | 405 | .name = "VGA", |
176c324f | 406 | .parent = TYPE_PCI_VGA, |
39bffca2 | 407 | .class_init = vga_class_init, |
47d37dd9 JQ |
408 | }; |
409 | ||
63e3e24d GH |
410 | static const TypeInfo secondary_info = { |
411 | .name = "secondary-vga", | |
176c324f | 412 | .parent = TYPE_PCI_VGA, |
3c2784fc | 413 | .instance_init = pci_secondary_vga_init, |
63e3e24d GH |
414 | .class_init = secondary_class_init, |
415 | }; | |
416 | ||
83f7d43a | 417 | static void vga_register_types(void) |
47d37dd9 | 418 | { |
176c324f | 419 | type_register_static(&vga_pci_type_info); |
39bffca2 | 420 | type_register_static(&vga_info); |
63e3e24d | 421 | type_register_static(&secondary_info); |
47d37dd9 | 422 | } |
83f7d43a AF |
423 | |
424 | type_init(vga_register_types) |