]>
Commit | Line | Data |
---|---|---|
1ea34899 GX |
1 | /* |
2 | * DMA device simulation in PKUnity SoC | |
3 | * | |
4 | * Copyright (C) 2010-2012 Guan Xuetao | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or modify | |
7 | * it under the terms of the GNU General Public License version 2 as | |
8 | * published by the Free Software Foundation, or any later version. | |
9 | * See the COPYING file in the top-level directory. | |
10 | */ | |
0b8fa32f | 11 | |
5af98cc5 | 12 | #include "qemu/osdep.h" |
83c9f4ca | 13 | #include "hw/sysbus.h" |
db1015e9 | 14 | #include "qom/object.h" |
1ea34899 GX |
15 | |
16 | #undef DEBUG_PUV3 | |
0d09e41a | 17 | #include "hw/unicore32/puv3.h" |
0b8fa32f | 18 | #include "qemu/module.h" |
3b34ee67 | 19 | #include "qemu/log.h" |
1ea34899 GX |
20 | |
21 | #define PUV3_DMA_CH_NR (6) | |
22 | #define PUV3_DMA_CH_MASK (0xff) | |
23 | #define PUV3_DMA_CH(offset) ((offset) >> 8) | |
24 | ||
6df7cdee | 25 | #define TYPE_PUV3_DMA "puv3_dma" |
db1015e9 | 26 | typedef struct PUV3DMAState PUV3DMAState; |
8110fa1d EH |
27 | DECLARE_INSTANCE_CHECKER(PUV3DMAState, PUV3_DMA, |
28 | TYPE_PUV3_DMA) | |
6df7cdee | 29 | |
db1015e9 | 30 | struct PUV3DMAState { |
6df7cdee AF |
31 | SysBusDevice parent_obj; |
32 | ||
1ea34899 GX |
33 | MemoryRegion iomem; |
34 | uint32_t reg_CFG[PUV3_DMA_CH_NR]; | |
db1015e9 | 35 | }; |
1ea34899 | 36 | |
a8170e5e | 37 | static uint64_t puv3_dma_read(void *opaque, hwaddr offset, |
1ea34899 GX |
38 | unsigned size) |
39 | { | |
40 | PUV3DMAState *s = opaque; | |
41 | uint32_t ret = 0; | |
42 | ||
43 | assert(PUV3_DMA_CH(offset) < PUV3_DMA_CH_NR); | |
44 | ||
45 | switch (offset & PUV3_DMA_CH_MASK) { | |
46 | case 0x10: | |
47 | ret = s->reg_CFG[PUV3_DMA_CH(offset)]; | |
48 | break; | |
49 | default: | |
3b34ee67 PMD |
50 | qemu_log_mask(LOG_GUEST_ERROR, |
51 | "%s: Bad read offset 0x%"HWADDR_PRIx"\n", | |
52 | __func__, offset); | |
1ea34899 GX |
53 | } |
54 | DPRINTF("offset 0x%x, value 0x%x\n", offset, ret); | |
55 | ||
56 | return ret; | |
57 | } | |
58 | ||
a8170e5e | 59 | static void puv3_dma_write(void *opaque, hwaddr offset, |
1ea34899 GX |
60 | uint64_t value, unsigned size) |
61 | { | |
62 | PUV3DMAState *s = opaque; | |
63 | ||
64 | assert(PUV3_DMA_CH(offset) < PUV3_DMA_CH_NR); | |
65 | ||
66 | switch (offset & PUV3_DMA_CH_MASK) { | |
67 | case 0x10: | |
68 | s->reg_CFG[PUV3_DMA_CH(offset)] = value; | |
69 | break; | |
70 | default: | |
3b34ee67 PMD |
71 | qemu_log_mask(LOG_GUEST_ERROR, |
72 | "%s: Bad write offset 0x%"HWADDR_PRIx"\n", | |
73 | __func__, offset); | |
1ea34899 GX |
74 | } |
75 | DPRINTF("offset 0x%x, value 0x%x\n", offset, value); | |
76 | } | |
77 | ||
78 | static const MemoryRegionOps puv3_dma_ops = { | |
79 | .read = puv3_dma_read, | |
80 | .write = puv3_dma_write, | |
81 | .impl = { | |
82 | .min_access_size = 4, | |
83 | .max_access_size = 4, | |
84 | }, | |
85 | .endianness = DEVICE_NATIVE_ENDIAN, | |
86 | }; | |
87 | ||
8ba7f726 | 88 | static void puv3_dma_realize(DeviceState *dev, Error **errp) |
1ea34899 | 89 | { |
6df7cdee | 90 | PUV3DMAState *s = PUV3_DMA(dev); |
1ea34899 GX |
91 | int i; |
92 | ||
93 | for (i = 0; i < PUV3_DMA_CH_NR; i++) { | |
94 | s->reg_CFG[i] = 0x0; | |
95 | } | |
96 | ||
3eadad55 | 97 | memory_region_init_io(&s->iomem, OBJECT(s), &puv3_dma_ops, s, "puv3_dma", |
1ea34899 | 98 | PUV3_REGS_OFFSET); |
8ba7f726 | 99 | sysbus_init_mmio(SYS_BUS_DEVICE(dev), &s->iomem); |
1ea34899 GX |
100 | } |
101 | ||
102 | static void puv3_dma_class_init(ObjectClass *klass, void *data) | |
103 | { | |
8ba7f726 | 104 | DeviceClass *dc = DEVICE_CLASS(klass); |
1ea34899 | 105 | |
8ba7f726 | 106 | dc->realize = puv3_dma_realize; |
1ea34899 GX |
107 | } |
108 | ||
109 | static const TypeInfo puv3_dma_info = { | |
6df7cdee | 110 | .name = TYPE_PUV3_DMA, |
1ea34899 GX |
111 | .parent = TYPE_SYS_BUS_DEVICE, |
112 | .instance_size = sizeof(PUV3DMAState), | |
113 | .class_init = puv3_dma_class_init, | |
114 | }; | |
115 | ||
116 | static void puv3_dma_register_type(void) | |
117 | { | |
118 | type_register_static(&puv3_dma_info); | |
119 | } | |
120 | ||
121 | type_init(puv3_dma_register_type) |