]> git.proxmox.com Git - mirror_qemu.git/blame - hw/etraxfs.c
Break up vl.h.
[mirror_qemu.git] / hw / etraxfs.c
CommitLineData
83fa1010
TS
1/*
2 * QEMU ETRAX System Emulator
3 *
4 * Copyright (c) 2007 Edgar E. Iglesias, Axis Communications AB.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 * of this software and associated documentation files (the "Software"), to deal
8 * in the Software without restriction, including without limitation the rights
9 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 * copies of the Software, and to permit persons to whom the Software is
11 * furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 * THE SOFTWARE.
23 */
24#include <time.h>
25#include <sys/time.h>
87ecb68b
PB
26#include "hw.h"
27#include "sysemu.h"
28#include "boards.h"
83fa1010
TS
29
30extern FILE *logfile;
31
32static void main_cpu_reset(void *opaque)
33{
34 CPUState *env = opaque;
35 cpu_reset(env);
36}
37
38static uint32_t fs_mmio_readb (void *opaque, target_phys_addr_t addr)
39{
40 CPUState *env = opaque;
41 uint32_t r = 0;
42 printf ("%s %x pc=%x\n", __func__, addr, env->pc);
43 return r;
44}
45static uint32_t fs_mmio_readw (void *opaque, target_phys_addr_t addr)
46{
47 CPUState *env = opaque;
48 uint32_t r = 0;
49 printf ("%s %x pc=%x\n", __func__, addr, env->pc);
50 return r;
51}
52
53static uint32_t fs_mmio_readl (void *opaque, target_phys_addr_t addr)
54{
55 CPUState *env = opaque;
56 uint32_t r = 0;
57 printf ("%s %x p=%x\n", __func__, addr, env->pc);
58 return r;
59}
60
61static void
62fs_mmio_writeb (void *opaque, target_phys_addr_t addr, uint32_t value)
63{
64 CPUState *env = opaque;
65 printf ("%s %x %x pc=%x\n", __func__, addr, value, env->pc);
66}
67static void
68fs_mmio_writew (void *opaque, target_phys_addr_t addr, uint32_t value)
69{
70 CPUState *env = opaque;
71 printf ("%s %x %x pc=%x\n", __func__, addr, value, env->pc);
72}
73static void
74fs_mmio_writel (void *opaque, target_phys_addr_t addr, uint32_t value)
75{
76 CPUState *env = opaque;
77 printf ("%s %x %x pc=%x\n", __func__, addr, value, env->pc);
78}
79
80static CPUReadMemoryFunc *fs_mmio_read[] = {
81 &fs_mmio_readb,
82 &fs_mmio_readw,
83 &fs_mmio_readl,
84};
85
86static CPUWriteMemoryFunc *fs_mmio_write[] = {
87 &fs_mmio_writeb,
88 &fs_mmio_writew,
89 &fs_mmio_writel,
90};
91
92
93/* Init functions for different blocks. */
94extern void etraxfs_timer_init(CPUState *env, qemu_irq *irqs);
95extern void etraxfs_ser_init(CPUState *env, qemu_irq *irqs);
96
97void etrax_ack_irq(CPUState *env, uint32_t mask)
98{
99 env->pending_interrupts &= ~mask;
100}
101
102static void dummy_cpu_set_irq(void *opaque, int irq, int level)
103{
104 CPUState *env = opaque;
105
106 /* Hmm, should this really be done here? */
107 env->pending_interrupts |= 1 << irq;
108 cpu_interrupt(env, CPU_INTERRUPT_HARD);
109}
110
111static
6ac0e82d 112void bareetraxfs_init (int ram_size, int vga_ram_size, const char *boot_device,
83fa1010
TS
113 DisplayState *ds, const char **fd_filename, int snapshot,
114 const char *kernel_filename, const char *kernel_cmdline,
115 const char *initrd_filename, const char *cpu_model)
116{
117 CPUState *env;
118 qemu_irq *irqs;
119 int kernel_size;
120 int internal_regs;
121
122 /* init CPUs */
123 if (cpu_model == NULL) {
124 cpu_model = "crisv32";
125 }
aaed909a 126 env = cpu_init(cpu_model);
83fa1010
TS
127/* register_savevm("cpu", 0, 3, cpu_save, cpu_load, env); */
128 qemu_register_reset(main_cpu_reset, env);
129 irqs = qemu_allocate_irqs(dummy_cpu_set_irq, env, 32);
130
131 internal_regs = cpu_register_io_memory(0,
132 fs_mmio_read, fs_mmio_write, env);
133 /* 0xb0050000 is the last reg. */
134 cpu_register_physical_memory (0xac000000, 0x4010000, internal_regs);
135 /* allocate RAM */
136 cpu_register_physical_memory(0x40000000, ram_size, IO_MEM_RAM);
137
138 etraxfs_timer_init(env, irqs);
139 etraxfs_ser_init(env, irqs);
140
141 kernel_size = load_image(kernel_filename, phys_ram_base + 0x4000);
142 /* magic for boot. */
143 env->regs[8] = 0x56902387;
144 env->regs[9] = 0x40004000 + kernel_size;
145 env->pc = 0x40004000;
146
147 {
148 unsigned char *ptr = phys_ram_base + 0x4000;
149 int i;
150 for (i = 0; i < 8; i++)
151 {
152 printf ("%2.2x ", ptr[i]);
153 }
154 printf("\n");
155 }
156
157 printf ("pc =%x\n", env->pc);
158 printf ("ram size =%d\n", ram_size);
159 printf ("kernel name =%s\n", kernel_filename);
160 printf ("kernel size =%d\n", kernel_size);
161 printf ("cpu haltd =%d\n", env->halted);
162}
163
164void DMA_run(void)
165{
166}
167
168void pic_info()
169{
170}
171
172void irq_info()
173{
174}
175
176QEMUMachine bareetraxfs_machine = {
177 "bareetraxfs",
178 "Bare ETRAX FS board",
179 bareetraxfs_init,
180};