]> git.proxmox.com Git - mirror_qemu.git/blame - hw/hppa/machine.c
MAINTAINERS: Update HP-PARISC entries
[mirror_qemu.git] / hw / hppa / machine.c
CommitLineData
813dff13
HD
1/*
2 * QEMU HPPA hardware system emulator.
a536f564
HD
3 * (C) Copyright 2018-2023 Helge Deller <deller@gmx.de>
4 *
5 * This work is licensed under the GNU GPL license version 2 or later.
813dff13
HD
6 */
7
8#include "qemu/osdep.h"
2c65db5e 9#include "qemu/datadir.h"
813dff13 10#include "cpu.h"
813dff13
HD
11#include "elf.h"
12#include "hw/loader.h"
813dff13 13#include "qemu/error-report.h"
71e8a915 14#include "sysemu/reset.h"
813dff13 15#include "sysemu/sysemu.h"
b28c4a64 16#include "sysemu/runstate.h"
bcdb9064 17#include "hw/rtc/mc146818rtc.h"
813dff13
HD
18#include "hw/timer/i8254.h"
19#include "hw/char/serial.h"
9701e569 20#include "hw/char/parallel.h"
134ba73f 21#include "hw/intc/i8259.h"
d26c575c 22#include "hw/input/lasips2.h"
376b8519 23#include "hw/net/lasi_82596.h"
4a4554c6 24#include "hw/nmi.h"
134ba73f 25#include "hw/pci/pci.h"
0db9350e 26#include "hw/pci-host/dino.h"
45f569a1 27#include "hw/misc/lasi.h"
148da670 28#include "hppa_hardware.h"
c108cc59 29#include "qemu/units.h"
813dff13 30#include "qapi/error.h"
852c27e2 31#include "net/net.h"
691cbbad 32#include "qemu/log.h"
813dff13 33
a536f564 34#define MIN_SEABIOS_HPPA_VERSION 10 /* require at least this fw version */
28b71a2e 35
b28c4a64
HD
36#define HPA_POWER_BUTTON (FIRMWARE_END - 0x10)
37
932befaa
MCA
38#define enable_lasi_lan() 0
39
40
b28c4a64
HD
41static void hppa_powerdown_req(Notifier *n, void *opaque)
42{
43 hwaddr soft_power_reg = HPA_POWER_BUTTON;
44 uint32_t val;
45
46 val = ldl_be_phys(&address_space_memory, soft_power_reg);
47 if ((val >> 8) == 0) {
48 /* immediately shut down when under hardware control */
49 qemu_system_shutdown_request(SHUTDOWN_CAUSE_GUEST_SHUTDOWN);
50 return;
51 }
52
53 /* clear bit 31 to indicate that the power switch was pressed. */
54 val &= ~1;
55 stl_be_phys(&address_space_memory, soft_power_reg, val);
56}
57
58static Notifier hppa_system_powerdown_notifier = {
59 .notify = hppa_powerdown_req
60};
61
28f5332a
MCA
62/* Fallback for unassigned PCI I/O operations. Avoids MCHK. */
63static uint64_t ignore_read(void *opaque, hwaddr addr, unsigned size)
64{
65 return 0;
66}
67
68static void ignore_write(void *opaque, hwaddr addr, uint64_t v, unsigned size)
69{
70}
71
72static const MemoryRegionOps hppa_pci_ignore_ops = {
73 .read = ignore_read,
74 .write = ignore_write,
75 .endianness = DEVICE_BIG_ENDIAN,
76 .valid = {
77 .min_access_size = 1,
78 .max_access_size = 8,
79 },
80 .impl = {
81 .min_access_size = 1,
82 .max_access_size = 8,
83 },
84};
b28c4a64 85
a72bd606
HD
86static ISABus *hppa_isa_bus(void)
87{
88 ISABus *isa_bus;
89 qemu_irq *isa_irqs;
90 MemoryRegion *isa_region;
91
92 isa_region = g_new(MemoryRegion, 1);
93 memory_region_init_io(isa_region, NULL, &hppa_pci_ignore_ops,
94 NULL, "isa-io", 0x800);
95 memory_region_add_subregion(get_system_memory(), IDE_HPA,
96 isa_region);
97
98 isa_bus = isa_bus_new(NULL, get_system_memory(), isa_region,
99 &error_abort);
a536f564 100 isa_irqs = i8259_init(isa_bus, NULL);
7067887e 101 isa_bus_register_input_irqs(isa_bus, isa_irqs);
a72bd606
HD
102
103 return isa_bus;
104}
105
106static uint64_t cpu_hppa_to_phys(void *opaque, uint64_t addr)
107{
108 addr &= (0x10000000 - 1);
109 return addr;
110}
111
112static HPPACPU *cpu[HPPA_MAX_CPUS];
113static uint64_t firmware_entry;
813dff13 114
32ff8bf2
HD
115static void fw_cfg_boot_set(void *opaque, const char *boot_device,
116 Error **errp)
117{
118 fw_cfg_modify_i16(opaque, FW_CFG_BOOT_DEVICE, boot_device[0]);
119}
120
28b71a2e
HD
121static FWCfgState *create_fw_cfg(MachineState *ms)
122{
123 FWCfgState *fw_cfg;
124 uint64_t val;
069d2966 125 const char qemu_version[] = QEMU_VERSION;
28b71a2e 126
24576007 127 fw_cfg = fw_cfg_init_mem(FW_CFG_IO_BASE, FW_CFG_IO_BASE + 4);
28b71a2e
HD
128 fw_cfg_add_i16(fw_cfg, FW_CFG_NB_CPUS, ms->smp.cpus);
129 fw_cfg_add_i16(fw_cfg, FW_CFG_MAX_CPUS, HPPA_MAX_CPUS);
bfdf22bc 130 fw_cfg_add_i64(fw_cfg, FW_CFG_RAM_SIZE, ms->ram_size);
28b71a2e
HD
131
132 val = cpu_to_le64(MIN_SEABIOS_HPPA_VERSION);
133 fw_cfg_add_file(fw_cfg, "/etc/firmware-min-version",
134 g_memdup(&val, sizeof(val)), sizeof(val));
135
6d1ef68c 136 val = cpu_to_le64(HPPA_TLB_ENTRIES - HPPA_BTLB_ENTRIES);
df5c6a50
HD
137 fw_cfg_add_file(fw_cfg, "/etc/cpu/tlb_entries",
138 g_memdup(&val, sizeof(val)), sizeof(val));
139
b28c4a64
HD
140 val = cpu_to_le64(HPA_POWER_BUTTON);
141 fw_cfg_add_file(fw_cfg, "/etc/power-button-addr",
142 g_memdup(&val, sizeof(val)), sizeof(val));
143
97ec4d21 144 fw_cfg_add_i16(fw_cfg, FW_CFG_BOOT_DEVICE, ms->boot_config.order[0]);
32ff8bf2
HD
145 qemu_register_boot_set(fw_cfg_boot_set, fw_cfg);
146
069d2966
HD
147 fw_cfg_add_file(fw_cfg, "/etc/qemu-version",
148 g_memdup(qemu_version, sizeof(qemu_version)),
149 sizeof(qemu_version));
150
28b71a2e
HD
151 return fw_cfg;
152}
153
e881e3c8
MCA
154static LasiState *lasi_init(void)
155{
156 DeviceState *dev;
157
158 dev = qdev_new(TYPE_LASI_CHIP);
159 sysbus_realize_and_unref(SYS_BUS_DEVICE(dev), &error_fatal);
160
161 return LASI_CHIP(dev);
162}
163
0d068996
MCA
164static DinoState *dino_init(MemoryRegion *addr_space)
165{
166 DeviceState *dev;
167
168 dev = qdev_new(TYPE_DINO_PCI_HOST_BRIDGE);
169 object_property_set_link(OBJECT(dev), "memory-as", OBJECT(addr_space),
170 &error_fatal);
171 sysbus_realize_and_unref(SYS_BUS_DEVICE(dev), &error_fatal);
172
173 return DINO_PCI_HOST_BRIDGE(dev);
174}
175
813dff13
HD
176static void machine_hppa_init(MachineState *machine)
177{
a72bd606
HD
178 const char *kernel_filename = machine->kernel_filename;
179 const char *kernel_cmdline = machine->kernel_cmdline;
180 const char *initrd_filename = machine->initrd_filename;
9f8981a9 181 MachineClass *mc = MACHINE_GET_CLASS(machine);
2683758c 182 DeviceState *dev, *dino_dev, *lasi_dev;
a72bd606
HD
183 PCIBus *pci_bus;
184 ISABus *isa_bus;
a72bd606
HD
185 char *firmware_filename;
186 uint64_t firmware_low, firmware_high;
187 long size;
188 uint64_t kernel_entry = 0, kernel_low, kernel_high;
189 MemoryRegion *addr_space = get_system_memory();
190 MemoryRegion *rom_region;
a72bd606
HD
191 MemoryRegion *cpu_region;
192 long i;
33decbd2 193 unsigned int smp_cpus = machine->smp.cpus;
4765384c 194 SysBusDevice *s;
a72bd606 195
a72bd606
HD
196 /* Create CPUs. */
197 for (i = 0; i < smp_cpus; i++) {
266a880e 198 char *name = g_strdup_printf("cpu%ld-io-eir", i);
a72bd606
HD
199 cpu[i] = HPPA_CPU(cpu_create(machine->cpu_type));
200
201 cpu_region = g_new(MemoryRegion, 1);
202 memory_region_init_io(cpu_region, OBJECT(cpu[i]), &hppa_io_eir_ops,
266a880e 203 cpu[i], name, 4);
a72bd606
HD
204 memory_region_add_subregion(addr_space, CPU_HPA + i * 0x1000,
205 cpu_region);
266a880e 206 g_free(name);
a72bd606
HD
207 }
208
a72bd606 209 /* Main memory region. */
b7746b11
PMD
210 if (machine->ram_size > 3 * GiB) {
211 error_report("RAM size is currently restricted to 3GB");
212 exit(EXIT_FAILURE);
213 }
7c59c1e0
IM
214 memory_region_add_subregion_overlap(addr_space, 0, machine->ram, -1);
215
a72bd606 216
376b8519 217 /* Init Lasi chip */
e881e3c8 218 lasi_dev = DEVICE(lasi_init());
2683758c
MCA
219 memory_region_add_subregion(addr_space, LASI_HPA,
220 sysbus_mmio_get_region(
221 SYS_BUS_DEVICE(lasi_dev), 0));
376b8519 222
a72bd606 223 /* Init Dino (PCI host bus chip). */
36f9bbdb 224 dino_dev = DEVICE(dino_init(addr_space));
efdb3ce2
MCA
225 memory_region_add_subregion(addr_space, DINO_HPA,
226 sysbus_mmio_get_region(
227 SYS_BUS_DEVICE(dino_dev), 0));
05245daf 228 pci_bus = PCI_BUS(qdev_get_child_bus(dino_dev, "pci"));
a72bd606
HD
229 assert(pci_bus);
230
231 /* Create ISA bus. */
232 isa_bus = hppa_isa_bus();
233 assert(isa_bus);
234
235 /* Realtime clock, used by firmware for PDC_TOD call. */
36f9bbdb 236 mc146818_rtc_init(isa_bus, 2000, NULL);
a72bd606 237
5079892d
HD
238 /* Serial ports: Lasi and Dino use a 7.272727 MHz clock. */
239 serial_mm_init(addr_space, LASI_UART_HPA + 0x800, 0,
240 qdev_get_gpio_in(lasi_dev, LASI_IRQ_UART_HPA), 7272727 / 16,
241 serial_hd(0), DEVICE_BIG_ENDIAN);
a72bd606 242
5079892d
HD
243 serial_mm_init(addr_space, DINO_UART_HPA + 0x800, 0,
244 qdev_get_gpio_in(dino_dev, DINO_IRQ_RS232INT), 7272727 / 16,
245 serial_hd(1), DEVICE_BIG_ENDIAN);
2da547b8 246
9701e569
MCA
247 /* Parallel port */
248 parallel_mm_init(addr_space, LASI_LPT_HPA + 0x800, 0,
249 qdev_get_gpio_in(lasi_dev, LASI_IRQ_LAN_HPA),
250 parallel_hds[0]);
251
28b71a2e
HD
252 /* fw_cfg configuration interface */
253 create_fw_cfg(machine);
254
a72bd606 255 /* SCSI disk setup. */
877eb21d
MCA
256 dev = DEVICE(pci_create_simple(pci_bus, -1, "lsi53c895a"));
257 lsi53c8xx_handle_legacy_cmdline(dev);
a72bd606 258
4765384c
SS
259 /* Graphics setup. */
260 if (machine->enable_graphics && vga_interface_type != VGA_NONE) {
f9bcb2d6 261 vga_interface_created = true;
3e80f690 262 dev = qdev_new("artist");
4765384c 263 s = SYS_BUS_DEVICE(dev);
3c6ef471 264 sysbus_realize_and_unref(s, &error_fatal);
4765384c
SS
265 sysbus_mmio_map(s, 0, LASI_GFX_HPA);
266 sysbus_mmio_map(s, 1, ARTIST_FB_ADDR);
267 }
268
0e6de551 269 /* Network setup. */
c3c3fe47
MCA
270 if (enable_lasi_lan()) {
271 lasi_82596_init(addr_space, LASI_LAN_HPA,
272 qdev_get_gpio_in(lasi_dev, LASI_IRQ_LAN_HPA));
273 }
274
a72bd606 275 for (i = 0; i < nb_nics; i++) {
376b8519 276 if (!enable_lasi_lan()) {
9f8981a9 277 pci_nic_init_nofail(&nd_table[i], pci_bus, mc->default_nic, NULL);
376b8519 278 }
a72bd606
HD
279 }
280
d26c575c 281 /* PS/2 Keyboard/Mouse */
92bd278c
MCA
282 dev = qdev_new(TYPE_LASIPS2);
283 sysbus_realize_and_unref(SYS_BUS_DEVICE(dev), &error_fatal);
284 sysbus_connect_irq(SYS_BUS_DEVICE(dev), 0,
285 qdev_get_gpio_in(lasi_dev, LASI_IRQ_PS2KBD_HPA));
6479296f
MCA
286 memory_region_add_subregion(addr_space, LASI_PS2KBD_HPA,
287 sysbus_mmio_get_region(SYS_BUS_DEVICE(dev),
288 0));
289 memory_region_add_subregion(addr_space, LASI_PS2KBD_HPA + 0x100,
290 sysbus_mmio_get_region(SYS_BUS_DEVICE(dev),
291 1));
d26c575c 292
b28c4a64
HD
293 /* register power switch emulation */
294 qemu_register_powerdown_notifier(&hppa_system_powerdown_notifier);
295
a72bd606
HD
296 /* Load firmware. Given that this is not "real" firmware,
297 but one explicitly written for the emulation, we might as
298 well load it directly from an ELF image. */
299 firmware_filename = qemu_find_file(QEMU_FILE_TYPE_BIOS,
b57e3e97 300 machine->firmware ?: "hppa-firmware.img");
a72bd606
HD
301 if (firmware_filename == NULL) {
302 error_report("no firmware provided");
303 exit(1);
304 }
305
4366e1db 306 size = load_elf(firmware_filename, NULL, NULL, NULL,
6cdda0ff 307 &firmware_entry, &firmware_low, &firmware_high, NULL,
a72bd606
HD
308 true, EM_PARISC, 0, 0);
309
310 /* Unfortunately, load_elf sign-extends reading elf32. */
311 firmware_entry = (target_ureg)firmware_entry;
312 firmware_low = (target_ureg)firmware_low;
313 firmware_high = (target_ureg)firmware_high;
314
315 if (size < 0) {
316 error_report("could not load firmware '%s'", firmware_filename);
317 exit(1);
318 }
691cbbad
RH
319 qemu_log_mask(CPU_LOG_PAGE, "Firmware loaded at 0x%08" PRIx64
320 "-0x%08" PRIx64 ", entry at 0x%08" PRIx64 ".\n",
321 firmware_low, firmware_high, firmware_entry);
8262863d 322 if (firmware_low < FIRMWARE_START || firmware_high >= FIRMWARE_END) {
a72bd606
HD
323 error_report("Firmware overlaps with memory or IO space");
324 exit(1);
325 }
326 g_free(firmware_filename);
327
328 rom_region = g_new(MemoryRegion, 1);
6a3a2e82
IM
329 memory_region_init_ram(rom_region, NULL, "firmware",
330 (FIRMWARE_END - FIRMWARE_START), &error_fatal);
a72bd606
HD
331 memory_region_add_subregion(addr_space, FIRMWARE_START, rom_region);
332
333 /* Load kernel */
334 if (kernel_filename) {
4366e1db 335 size = load_elf(kernel_filename, NULL, &cpu_hppa_to_phys,
6cdda0ff 336 NULL, &kernel_entry, &kernel_low, &kernel_high, NULL,
a72bd606
HD
337 true, EM_PARISC, 0, 0);
338
339 /* Unfortunately, load_elf sign-extends reading elf32. */
340 kernel_entry = (target_ureg) cpu_hppa_to_phys(NULL, kernel_entry);
341 kernel_low = (target_ureg)kernel_low;
342 kernel_high = (target_ureg)kernel_high;
343
344 if (size < 0) {
345 error_report("could not load kernel '%s'", kernel_filename);
346 exit(1);
347 }
691cbbad
RH
348 qemu_log_mask(CPU_LOG_PAGE, "Kernel loaded at 0x%08" PRIx64
349 "-0x%08" PRIx64 ", entry at 0x%08" PRIx64
c108cc59
PMD
350 ", size %" PRIu64 " kB\n",
351 kernel_low, kernel_high, kernel_entry, size / KiB);
a72bd606
HD
352
353 if (kernel_cmdline) {
354 cpu[0]->env.gr[24] = 0x4000;
355 pstrcpy_targphys("cmdline", cpu[0]->env.gr[24],
356 TARGET_PAGE_SIZE, kernel_cmdline);
357 }
358
359 if (initrd_filename) {
360 ram_addr_t initrd_base;
f3839fda 361 int64_t initrd_size;
a72bd606
HD
362
363 initrd_size = get_image_size(initrd_filename);
364 if (initrd_size < 0) {
365 error_report("could not load initial ram disk '%s'",
366 initrd_filename);
367 exit(1);
368 }
369
370 /* Load the initrd image high in memory.
371 Mirror the algorithm used by palo:
372 (1) Due to sign-extension problems and PDC,
373 put the initrd no higher than 1G.
374 (2) Reserve 64k for stack. */
bfdf22bc 375 initrd_base = MIN(machine->ram_size, 1 * GiB);
c108cc59 376 initrd_base = initrd_base - 64 * KiB;
a72bd606
HD
377 initrd_base = (initrd_base - initrd_size) & TARGET_PAGE_MASK;
378
379 if (initrd_base < kernel_high) {
380 error_report("kernel and initial ram disk too large!");
381 exit(1);
382 }
383
384 load_image_targphys(initrd_filename, initrd_base, initrd_size);
385 cpu[0]->env.gr[23] = initrd_base;
386 cpu[0]->env.gr[22] = initrd_base + initrd_size;
387 }
388 }
389
390 if (!kernel_entry) {
391 /* When booting via firmware, tell firmware if we want interactive
392 * mode (kernel_entry=1), and to boot from CD (gr[24]='d')
393 * or hard disc * (gr[24]='c').
394 */
97ec4d21
PB
395 kernel_entry = machine->boot_config.has_menu ? machine->boot_config.menu : 0;
396 cpu[0]->env.gr[24] = machine->boot_config.order[0];
a72bd606
HD
397 }
398
399 /* We jump to the firmware entry routine and pass the
400 * various parameters in registers. After firmware initialization,
401 * firmware will start the Linux kernel with ramdisk and cmdline.
402 */
bfdf22bc 403 cpu[0]->env.gr[26] = machine->ram_size;
a72bd606
HD
404 cpu[0]->env.gr[25] = kernel_entry;
405
406 /* tell firmware how many SMP CPUs to present in inventory table */
407 cpu[0]->env.gr[21] = smp_cpus;
24576007
HD
408
409 /* tell firmware fw_cfg port */
410 cpu[0]->env.gr[19] = FW_CFG_IO_BASE;
813dff13
HD
411}
412
7966d70f 413static void hppa_machine_reset(MachineState *ms, ShutdownCause reason)
a72bd606 414{
33decbd2 415 unsigned int smp_cpus = ms->smp.cpus;
a72bd606
HD
416 int i;
417
7966d70f 418 qemu_devices_reset(reason);
a72bd606
HD
419
420 /* Start all CPUs at the firmware entry point.
421 * Monarch CPU will initialize firmware, secondary CPUs
50ba97e9 422 * will enter a small idle loop and wait for rendevouz. */
a72bd606 423 for (i = 0; i < smp_cpus; i++) {
50ba97e9
HD
424 CPUState *cs = CPU(cpu[i]);
425
426 cpu_set_pc(cs, firmware_entry);
427 cpu[i]->env.psw = PSW_Q;
a72bd606 428 cpu[i]->env.gr[5] = CPU_HPA + i * 0x1000;
50ba97e9
HD
429
430 cs->exception_index = -1;
431 cs->halted = 0;
6d1ef68c
HD
432
433 /* clear any existing TLB and BTLB entries */
434 memset(cpu[i]->env.tlb, 0, sizeof(cpu[i]->env.tlb));
435 cpu[i]->env.tlb_last = HPPA_BTLB_ENTRIES;
a72bd606
HD
436 }
437
438 /* already initialized by machine_hppa_init()? */
bfdf22bc 439 if (cpu[0]->env.gr[26] == ms->ram_size) {
a72bd606
HD
440 return;
441 }
442
bfdf22bc 443 cpu[0]->env.gr[26] = ms->ram_size;
a72bd606
HD
444 cpu[0]->env.gr[25] = 0; /* no firmware boot menu */
445 cpu[0]->env.gr[24] = 'c';
446 /* gr22/gr23 unused, no initrd while reboot. */
447 cpu[0]->env.gr[21] = smp_cpus;
24576007
HD
448 /* tell firmware fw_cfg port */
449 cpu[0]->env.gr[19] = FW_CFG_IO_BASE;
a72bd606
HD
450}
451
4a4554c6
HD
452static void hppa_nmi(NMIState *n, int cpu_index, Error **errp)
453{
454 CPUState *cs;
455
456 CPU_FOREACH(cs) {
457 cpu_interrupt(cs, CPU_INTERRUPT_NMI);
458 }
459}
a72bd606 460
297d4103 461static void hppa_machine_init_class_init(ObjectClass *oc, void *data)
813dff13 462{
42cc2bf6
MCA
463 MachineClass *mc = MACHINE_CLASS(oc);
464 NMIClass *nc = NMI_CLASS(oc);
465
0d98fbb5 466 mc->desc = "HPPA B160L machine";
a72bd606 467 mc->default_cpu_type = TYPE_HPPA_CPU;
813dff13 468 mc->init = machine_hppa_init;
a72bd606 469 mc->reset = hppa_machine_reset;
813dff13 470 mc->block_default_type = IF_SCSI;
a72bd606
HD
471 mc->max_cpus = HPPA_MAX_CPUS;
472 mc->default_cpus = 1;
ea0ac7f6 473 mc->is_default = true;
d23b6caa 474 mc->default_ram_size = 512 * MiB;
813dff13 475 mc->default_boot_order = "cd";
7c59c1e0 476 mc->default_ram_id = "ram";
9f8981a9 477 mc->default_nic = "tulip";
813dff13 478
4a4554c6
HD
479 nc->nmi_monitor_handler = hppa_nmi;
480}
481
297d4103 482static const TypeInfo hppa_machine_init_typeinfo = {
c165905c
MCA
483 .name = MACHINE_TYPE_NAME("hppa"),
484 .parent = TYPE_MACHINE,
297d4103 485 .class_init = hppa_machine_init_class_init,
4a4554c6
HD
486 .interfaces = (InterfaceInfo[]) {
487 { TYPE_NMI },
488 { }
489 },
490};
491
297d4103 492static void hppa_machine_init_register_types(void)
4a4554c6 493{
297d4103 494 type_register_static(&hppa_machine_init_typeinfo);
4a4554c6
HD
495}
496
297d4103 497type_init(hppa_machine_init_register_types)