]>
Commit | Line | Data |
---|---|---|
72c194f7 MT |
1 | /* Support for generating ACPI tables and passing them to Guests |
2 | * | |
3 | * Copyright (C) 2008-2010 Kevin O'Connor <kevin@koconnor.net> | |
4 | * Copyright (C) 2006 Fabrice Bellard | |
5 | * Copyright (C) 2013 Red Hat Inc | |
6 | * | |
7 | * Author: Michael S. Tsirkin <mst@redhat.com> | |
8 | * | |
9 | * This program is free software; you can redistribute it and/or modify | |
10 | * it under the terms of the GNU General Public License as published by | |
11 | * the Free Software Foundation; either version 2 of the License, or | |
12 | * (at your option) any later version. | |
13 | ||
14 | * This program is distributed in the hope that it will be useful, | |
15 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
16 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
17 | * GNU General Public License for more details. | |
18 | ||
19 | * You should have received a copy of the GNU General Public License along | |
20 | * with this program; if not, see <http://www.gnu.org/licenses/>. | |
21 | */ | |
22 | ||
23 | #include "acpi-build.h" | |
24 | #include <stddef.h> | |
25 | #include <glib.h> | |
26 | #include "qemu-common.h" | |
27 | #include "qemu/bitmap.h" | |
07fb6176 | 28 | #include "qemu/osdep.h" |
07fb6176 | 29 | #include "qemu/error-report.h" |
72c194f7 MT |
30 | #include "hw/pci/pci.h" |
31 | #include "qom/cpu.h" | |
32 | #include "hw/i386/pc.h" | |
33 | #include "target-i386/cpu.h" | |
34 | #include "hw/timer/hpet.h" | |
395e5fb4 | 35 | #include "hw/acpi/acpi-defs.h" |
72c194f7 MT |
36 | #include "hw/acpi/acpi.h" |
37 | #include "hw/nvram/fw_cfg.h" | |
0058ae1d | 38 | #include "hw/acpi/bios-linker-loader.h" |
72c194f7 | 39 | #include "hw/loader.h" |
15bce1b7 | 40 | #include "hw/isa/isa.h" |
bef3492d | 41 | #include "hw/acpi/memory_hotplug.h" |
711b20b4 SB |
42 | #include "sysemu/tpm.h" |
43 | #include "hw/acpi/tpm.h" | |
5cb18b3d | 44 | #include "sysemu/tpm_backend.h" |
72c194f7 MT |
45 | |
46 | /* Supported chipsets: */ | |
47 | #include "hw/acpi/piix4.h" | |
99fd437d | 48 | #include "hw/acpi/pcihp.h" |
72c194f7 MT |
49 | #include "hw/i386/ich9.h" |
50 | #include "hw/pci/pci_bus.h" | |
51 | #include "hw/pci-host/q35.h" | |
d4eb9119 | 52 | #include "hw/i386/intel_iommu.h" |
72c194f7 MT |
53 | |
54 | #include "hw/i386/q35-acpi-dsdt.hex" | |
55 | #include "hw/i386/acpi-dsdt.hex" | |
56 | ||
19934e0e IM |
57 | #include "hw/acpi/aml-build.h" |
58 | ||
72c194f7 MT |
59 | #include "qapi/qmp/qint.h" |
60 | #include "qom/qom-qobject.h" | |
61 | ||
07fb6176 PB |
62 | /* These are used to size the ACPI tables for -M pc-i440fx-1.7 and |
63 | * -M pc-i440fx-2.0. Even if the actual amount of AML generated grows | |
64 | * a little bit, there should be plenty of free space since the DSDT | |
65 | * shrunk by ~1.5k between QEMU 2.0 and QEMU 2.1. | |
66 | */ | |
67 | #define ACPI_BUILD_LEGACY_CPU_AML_SIZE 97 | |
68 | #define ACPI_BUILD_ALIGN_SIZE 0x1000 | |
69 | ||
868270f2 | 70 | #define ACPI_BUILD_TABLE_SIZE 0x20000 |
18045fb9 | 71 | |
8b310fc4 GA |
72 | /* #define DEBUG_ACPI_BUILD */ |
73 | #ifdef DEBUG_ACPI_BUILD | |
74 | #define ACPI_BUILD_DPRINTF(fmt, ...) \ | |
75 | do {printf("ACPI_BUILD: " fmt, ## __VA_ARGS__); } while (0) | |
76 | #else | |
77 | #define ACPI_BUILD_DPRINTF(fmt, ...) | |
78 | #endif | |
79 | ||
72c194f7 | 80 | typedef struct AcpiCpuInfo { |
798325ed | 81 | DECLARE_BITMAP(found_cpus, ACPI_CPU_HOTPLUG_ID_LIMIT); |
72c194f7 MT |
82 | } AcpiCpuInfo; |
83 | ||
84 | typedef struct AcpiMcfgInfo { | |
85 | uint64_t mcfg_base; | |
86 | uint32_t mcfg_size; | |
87 | } AcpiMcfgInfo; | |
88 | ||
89 | typedef struct AcpiPmInfo { | |
90 | bool s3_disabled; | |
91 | bool s4_disabled; | |
133a2da4 | 92 | bool pcihp_bridge_en; |
72c194f7 MT |
93 | uint8_t s4_val; |
94 | uint16_t sci_int; | |
95 | uint8_t acpi_enable_cmd; | |
96 | uint8_t acpi_disable_cmd; | |
97 | uint32_t gpe0_blk; | |
98 | uint32_t gpe0_blk_len; | |
99 | uint32_t io_base; | |
ddf1ec2f IM |
100 | uint16_t cpu_hp_io_base; |
101 | uint16_t cpu_hp_io_len; | |
2c6b94d8 IM |
102 | uint16_t mem_hp_io_base; |
103 | uint16_t mem_hp_io_len; | |
500b11ea IM |
104 | uint16_t pcihp_io_base; |
105 | uint16_t pcihp_io_len; | |
72c194f7 MT |
106 | } AcpiPmInfo; |
107 | ||
108 | typedef struct AcpiMiscInfo { | |
109 | bool has_hpet; | |
5cb18b3d | 110 | TPMVersion tpm_version; |
72c194f7 MT |
111 | const unsigned char *dsdt_code; |
112 | unsigned dsdt_size; | |
113 | uint16_t pvpanic_port; | |
8ac6f7a6 | 114 | uint16_t applesmc_io_base; |
72c194f7 MT |
115 | } AcpiMiscInfo; |
116 | ||
99fd437d MT |
117 | typedef struct AcpiBuildPciBusHotplugState { |
118 | GArray *device_table; | |
119 | GArray *notify_table; | |
120 | struct AcpiBuildPciBusHotplugState *parent; | |
133a2da4 | 121 | bool pcihp_bridge_en; |
99fd437d MT |
122 | } AcpiBuildPciBusHotplugState; |
123 | ||
72c194f7 MT |
124 | static void acpi_get_dsdt(AcpiMiscInfo *info) |
125 | { | |
126 | Object *piix = piix4_pm_find(); | |
127 | Object *lpc = ich9_lpc_find(); | |
128 | assert(!!piix != !!lpc); | |
129 | ||
130 | if (piix) { | |
131 | info->dsdt_code = AcpiDsdtAmlCode; | |
132 | info->dsdt_size = sizeof AcpiDsdtAmlCode; | |
133 | } | |
134 | if (lpc) { | |
135 | info->dsdt_code = Q35AcpiDsdtAmlCode; | |
136 | info->dsdt_size = sizeof Q35AcpiDsdtAmlCode; | |
137 | } | |
138 | } | |
139 | ||
140 | static | |
141 | int acpi_add_cpu_info(Object *o, void *opaque) | |
142 | { | |
143 | AcpiCpuInfo *cpu = opaque; | |
144 | uint64_t apic_id; | |
145 | ||
146 | if (object_dynamic_cast(o, TYPE_CPU)) { | |
147 | apic_id = object_property_get_int(o, "apic-id", NULL); | |
798325ed | 148 | assert(apic_id < ACPI_CPU_HOTPLUG_ID_LIMIT); |
72c194f7 MT |
149 | |
150 | set_bit(apic_id, cpu->found_cpus); | |
151 | } | |
152 | ||
153 | object_child_foreach(o, acpi_add_cpu_info, opaque); | |
154 | return 0; | |
155 | } | |
156 | ||
157 | static void acpi_get_cpu_info(AcpiCpuInfo *cpu) | |
158 | { | |
159 | Object *root = object_get_root(); | |
160 | ||
161 | memset(cpu->found_cpus, 0, sizeof cpu->found_cpus); | |
162 | object_child_foreach(root, acpi_add_cpu_info, cpu); | |
163 | } | |
164 | ||
165 | static void acpi_get_pm_info(AcpiPmInfo *pm) | |
166 | { | |
167 | Object *piix = piix4_pm_find(); | |
168 | Object *lpc = ich9_lpc_find(); | |
169 | Object *obj = NULL; | |
170 | QObject *o; | |
171 | ||
500b11ea IM |
172 | pm->pcihp_io_base = 0; |
173 | pm->pcihp_io_len = 0; | |
72c194f7 MT |
174 | if (piix) { |
175 | obj = piix; | |
ddf1ec2f | 176 | pm->cpu_hp_io_base = PIIX4_CPU_HOTPLUG_IO_BASE; |
500b11ea IM |
177 | pm->pcihp_io_base = |
178 | object_property_get_int(obj, ACPI_PCIHP_IO_BASE_PROP, NULL); | |
179 | pm->pcihp_io_len = | |
180 | object_property_get_int(obj, ACPI_PCIHP_IO_LEN_PROP, NULL); | |
72c194f7 MT |
181 | } |
182 | if (lpc) { | |
183 | obj = lpc; | |
ddf1ec2f | 184 | pm->cpu_hp_io_base = ICH9_CPU_HOTPLUG_IO_BASE; |
72c194f7 MT |
185 | } |
186 | assert(obj); | |
187 | ||
ddf1ec2f | 188 | pm->cpu_hp_io_len = ACPI_GPE_PROC_LEN; |
2c6b94d8 IM |
189 | pm->mem_hp_io_base = ACPI_MEMORY_HOTPLUG_BASE; |
190 | pm->mem_hp_io_len = ACPI_MEMORY_HOTPLUG_IO_LEN; | |
191 | ||
72c194f7 MT |
192 | /* Fill in optional s3/s4 related properties */ |
193 | o = object_property_get_qobject(obj, ACPI_PM_PROP_S3_DISABLED, NULL); | |
194 | if (o) { | |
195 | pm->s3_disabled = qint_get_int(qobject_to_qint(o)); | |
196 | } else { | |
197 | pm->s3_disabled = false; | |
198 | } | |
097a97a6 | 199 | qobject_decref(o); |
72c194f7 MT |
200 | o = object_property_get_qobject(obj, ACPI_PM_PROP_S4_DISABLED, NULL); |
201 | if (o) { | |
202 | pm->s4_disabled = qint_get_int(qobject_to_qint(o)); | |
203 | } else { | |
204 | pm->s4_disabled = false; | |
205 | } | |
097a97a6 | 206 | qobject_decref(o); |
72c194f7 MT |
207 | o = object_property_get_qobject(obj, ACPI_PM_PROP_S4_VAL, NULL); |
208 | if (o) { | |
209 | pm->s4_val = qint_get_int(qobject_to_qint(o)); | |
210 | } else { | |
211 | pm->s4_val = false; | |
212 | } | |
097a97a6 | 213 | qobject_decref(o); |
72c194f7 MT |
214 | |
215 | /* Fill in mandatory properties */ | |
216 | pm->sci_int = object_property_get_int(obj, ACPI_PM_PROP_SCI_INT, NULL); | |
217 | ||
218 | pm->acpi_enable_cmd = object_property_get_int(obj, | |
219 | ACPI_PM_PROP_ACPI_ENABLE_CMD, | |
220 | NULL); | |
221 | pm->acpi_disable_cmd = object_property_get_int(obj, | |
222 | ACPI_PM_PROP_ACPI_DISABLE_CMD, | |
223 | NULL); | |
224 | pm->io_base = object_property_get_int(obj, ACPI_PM_PROP_PM_IO_BASE, | |
225 | NULL); | |
226 | pm->gpe0_blk = object_property_get_int(obj, ACPI_PM_PROP_GPE0_BLK, | |
227 | NULL); | |
228 | pm->gpe0_blk_len = object_property_get_int(obj, ACPI_PM_PROP_GPE0_BLK_LEN, | |
229 | NULL); | |
133a2da4 IM |
230 | pm->pcihp_bridge_en = |
231 | object_property_get_bool(obj, "acpi-pci-hotplug-with-bridge-support", | |
232 | NULL); | |
72c194f7 MT |
233 | } |
234 | ||
72c194f7 MT |
235 | static void acpi_get_misc_info(AcpiMiscInfo *info) |
236 | { | |
237 | info->has_hpet = hpet_find(); | |
5cb18b3d | 238 | info->tpm_version = tpm_get_version(); |
72c194f7 | 239 | info->pvpanic_port = pvpanic_port(); |
8ac6f7a6 | 240 | info->applesmc_io_base = applesmc_port(); |
72c194f7 MT |
241 | } |
242 | ||
ca6c1855 MA |
243 | /* |
244 | * Because of the PXB hosts we cannot simply query TYPE_PCI_HOST_BRIDGE. | |
245 | * On i386 arch we only have two pci hosts, so we can look only for them. | |
246 | */ | |
247 | static Object *acpi_get_i386_pci_host(void) | |
248 | { | |
249 | PCIHostState *host; | |
250 | ||
251 | host = OBJECT_CHECK(PCIHostState, | |
252 | object_resolve_path("/machine/i440fx", NULL), | |
253 | TYPE_PCI_HOST_BRIDGE); | |
254 | if (!host) { | |
255 | host = OBJECT_CHECK(PCIHostState, | |
256 | object_resolve_path("/machine/q35", NULL), | |
257 | TYPE_PCI_HOST_BRIDGE); | |
258 | } | |
259 | ||
260 | return OBJECT(host); | |
261 | } | |
262 | ||
72c194f7 MT |
263 | static void acpi_get_pci_info(PcPciInfo *info) |
264 | { | |
265 | Object *pci_host; | |
72c194f7 | 266 | |
ca6c1855 MA |
267 | |
268 | pci_host = acpi_get_i386_pci_host(); | |
72c194f7 MT |
269 | g_assert(pci_host); |
270 | ||
271 | info->w32.begin = object_property_get_int(pci_host, | |
272 | PCI_HOST_PROP_PCI_HOLE_START, | |
273 | NULL); | |
274 | info->w32.end = object_property_get_int(pci_host, | |
275 | PCI_HOST_PROP_PCI_HOLE_END, | |
276 | NULL); | |
277 | info->w64.begin = object_property_get_int(pci_host, | |
278 | PCI_HOST_PROP_PCI_HOLE64_START, | |
279 | NULL); | |
280 | info->w64.end = object_property_get_int(pci_host, | |
281 | PCI_HOST_PROP_PCI_HOLE64_END, | |
282 | NULL); | |
283 | } | |
284 | ||
72c194f7 MT |
285 | #define ACPI_PORT_SMI_CMD 0x00b2 /* TODO: this is APM_CNT_IOPORT */ |
286 | ||
72c194f7 MT |
287 | static void acpi_align_size(GArray *blob, unsigned align) |
288 | { | |
289 | /* Align size to multiple of given size. This reduces the chance | |
290 | * we need to change size in the future (breaking cross version migration). | |
291 | */ | |
134d42d6 | 292 | g_array_set_size(blob, ROUND_UP(acpi_data_len(blob), align)); |
72c194f7 MT |
293 | } |
294 | ||
72c194f7 MT |
295 | /* FACS */ |
296 | static void | |
297 | build_facs(GArray *table_data, GArray *linker, PcGuestInfo *guest_info) | |
298 | { | |
299 | AcpiFacsDescriptorRev1 *facs = acpi_data_push(table_data, sizeof *facs); | |
821e3227 | 300 | memcpy(&facs->signature, "FACS", 4); |
72c194f7 MT |
301 | facs->length = cpu_to_le32(sizeof(*facs)); |
302 | } | |
303 | ||
304 | /* Load chipset information in FADT */ | |
305 | static void fadt_setup(AcpiFadtDescriptorRev1 *fadt, AcpiPmInfo *pm) | |
306 | { | |
307 | fadt->model = 1; | |
308 | fadt->reserved1 = 0; | |
309 | fadt->sci_int = cpu_to_le16(pm->sci_int); | |
310 | fadt->smi_cmd = cpu_to_le32(ACPI_PORT_SMI_CMD); | |
311 | fadt->acpi_enable = pm->acpi_enable_cmd; | |
312 | fadt->acpi_disable = pm->acpi_disable_cmd; | |
313 | /* EVT, CNT, TMR offset matches hw/acpi/core.c */ | |
314 | fadt->pm1a_evt_blk = cpu_to_le32(pm->io_base); | |
315 | fadt->pm1a_cnt_blk = cpu_to_le32(pm->io_base + 0x04); | |
316 | fadt->pm_tmr_blk = cpu_to_le32(pm->io_base + 0x08); | |
317 | fadt->gpe0_blk = cpu_to_le32(pm->gpe0_blk); | |
318 | /* EVT, CNT, TMR length matches hw/acpi/core.c */ | |
319 | fadt->pm1_evt_len = 4; | |
320 | fadt->pm1_cnt_len = 2; | |
321 | fadt->pm_tmr_len = 4; | |
322 | fadt->gpe0_blk_len = pm->gpe0_blk_len; | |
323 | fadt->plvl2_lat = cpu_to_le16(0xfff); /* C2 state not supported */ | |
324 | fadt->plvl3_lat = cpu_to_le16(0xfff); /* C3 state not supported */ | |
325 | fadt->flags = cpu_to_le32((1 << ACPI_FADT_F_WBINVD) | | |
326 | (1 << ACPI_FADT_F_PROC_C1) | | |
327 | (1 << ACPI_FADT_F_SLP_BUTTON) | | |
328 | (1 << ACPI_FADT_F_RTC_S4)); | |
329 | fadt->flags |= cpu_to_le32(1 << ACPI_FADT_F_USE_PLATFORM_CLOCK); | |
07b81ed9 HZ |
330 | /* APIC destination mode ("Flat Logical") has an upper limit of 8 CPUs |
331 | * For more than 8 CPUs, "Clustered Logical" mode has to be used | |
332 | */ | |
333 | if (max_cpus > 8) { | |
334 | fadt->flags |= cpu_to_le32(1 << ACPI_FADT_F_FORCE_APIC_CLUSTER_MODEL); | |
335 | } | |
72c194f7 MT |
336 | } |
337 | ||
338 | ||
339 | /* FADT */ | |
340 | static void | |
341 | build_fadt(GArray *table_data, GArray *linker, AcpiPmInfo *pm, | |
342 | unsigned facs, unsigned dsdt) | |
343 | { | |
344 | AcpiFadtDescriptorRev1 *fadt = acpi_data_push(table_data, sizeof(*fadt)); | |
345 | ||
346 | fadt->firmware_ctrl = cpu_to_le32(facs); | |
347 | /* FACS address to be filled by Guest linker */ | |
348 | bios_linker_loader_add_pointer(linker, ACPI_BUILD_TABLE_FILE, | |
349 | ACPI_BUILD_TABLE_FILE, | |
350 | table_data, &fadt->firmware_ctrl, | |
351 | sizeof fadt->firmware_ctrl); | |
352 | ||
353 | fadt->dsdt = cpu_to_le32(dsdt); | |
354 | /* DSDT address to be filled by Guest linker */ | |
355 | bios_linker_loader_add_pointer(linker, ACPI_BUILD_TABLE_FILE, | |
356 | ACPI_BUILD_TABLE_FILE, | |
357 | table_data, &fadt->dsdt, | |
358 | sizeof fadt->dsdt); | |
359 | ||
360 | fadt_setup(fadt, pm); | |
361 | ||
362 | build_header(linker, table_data, | |
821e3227 | 363 | (void *)fadt, "FACP", sizeof(*fadt), 1); |
72c194f7 MT |
364 | } |
365 | ||
366 | static void | |
367 | build_madt(GArray *table_data, GArray *linker, AcpiCpuInfo *cpu, | |
368 | PcGuestInfo *guest_info) | |
369 | { | |
370 | int madt_start = table_data->len; | |
371 | ||
372 | AcpiMultipleApicTable *madt; | |
373 | AcpiMadtIoApic *io_apic; | |
374 | AcpiMadtIntsrcovr *intsrcovr; | |
375 | AcpiMadtLocalNmi *local_nmi; | |
376 | int i; | |
377 | ||
378 | madt = acpi_data_push(table_data, sizeof *madt); | |
379 | madt->local_apic_address = cpu_to_le32(APIC_DEFAULT_ADDRESS); | |
380 | madt->flags = cpu_to_le32(1); | |
381 | ||
382 | for (i = 0; i < guest_info->apic_id_limit; i++) { | |
383 | AcpiMadtProcessorApic *apic = acpi_data_push(table_data, sizeof *apic); | |
384 | apic->type = ACPI_APIC_PROCESSOR; | |
385 | apic->length = sizeof(*apic); | |
386 | apic->processor_id = i; | |
387 | apic->local_apic_id = i; | |
388 | if (test_bit(i, cpu->found_cpus)) { | |
389 | apic->flags = cpu_to_le32(1); | |
390 | } else { | |
391 | apic->flags = cpu_to_le32(0); | |
392 | } | |
393 | } | |
394 | io_apic = acpi_data_push(table_data, sizeof *io_apic); | |
395 | io_apic->type = ACPI_APIC_IO; | |
396 | io_apic->length = sizeof(*io_apic); | |
397 | #define ACPI_BUILD_IOAPIC_ID 0x0 | |
398 | io_apic->io_apic_id = ACPI_BUILD_IOAPIC_ID; | |
399 | io_apic->address = cpu_to_le32(IO_APIC_DEFAULT_ADDRESS); | |
400 | io_apic->interrupt = cpu_to_le32(0); | |
401 | ||
402 | if (guest_info->apic_xrupt_override) { | |
403 | intsrcovr = acpi_data_push(table_data, sizeof *intsrcovr); | |
404 | intsrcovr->type = ACPI_APIC_XRUPT_OVERRIDE; | |
405 | intsrcovr->length = sizeof(*intsrcovr); | |
406 | intsrcovr->source = 0; | |
407 | intsrcovr->gsi = cpu_to_le32(2); | |
408 | intsrcovr->flags = cpu_to_le16(0); /* conforms to bus specifications */ | |
409 | } | |
410 | for (i = 1; i < 16; i++) { | |
411 | #define ACPI_BUILD_PCI_IRQS ((1<<5) | (1<<9) | (1<<10) | (1<<11)) | |
412 | if (!(ACPI_BUILD_PCI_IRQS & (1 << i))) { | |
413 | /* No need for a INT source override structure. */ | |
414 | continue; | |
415 | } | |
416 | intsrcovr = acpi_data_push(table_data, sizeof *intsrcovr); | |
417 | intsrcovr->type = ACPI_APIC_XRUPT_OVERRIDE; | |
418 | intsrcovr->length = sizeof(*intsrcovr); | |
419 | intsrcovr->source = i; | |
420 | intsrcovr->gsi = cpu_to_le32(i); | |
421 | intsrcovr->flags = cpu_to_le16(0xd); /* active high, level triggered */ | |
422 | } | |
423 | ||
424 | local_nmi = acpi_data_push(table_data, sizeof *local_nmi); | |
425 | local_nmi->type = ACPI_APIC_LOCAL_NMI; | |
426 | local_nmi->length = sizeof(*local_nmi); | |
427 | local_nmi->processor_id = 0xff; /* all processors */ | |
428 | local_nmi->flags = cpu_to_le16(0); | |
429 | local_nmi->lint = 1; /* ACPI_LINT1 */ | |
430 | ||
431 | build_header(linker, table_data, | |
821e3227 | 432 | (void *)(table_data->data + madt_start), "APIC", |
72c194f7 MT |
433 | table_data->len - madt_start, 1); |
434 | } | |
435 | ||
711b20b4 | 436 | #include "hw/i386/ssdt-tpm.hex" |
5cb18b3d | 437 | #include "hw/i386/ssdt-tpm2.hex" |
72c194f7 | 438 | |
99fd437d MT |
439 | /* Assign BSEL property to all buses. In the future, this can be changed |
440 | * to only assign to buses that support hotplug. | |
441 | */ | |
442 | static void *acpi_set_bsel(PCIBus *bus, void *opaque) | |
443 | { | |
444 | unsigned *bsel_alloc = opaque; | |
445 | unsigned *bus_bsel; | |
446 | ||
39b888bd | 447 | if (qbus_is_hotpluggable(BUS(bus))) { |
99fd437d MT |
448 | bus_bsel = g_malloc(sizeof *bus_bsel); |
449 | ||
450 | *bus_bsel = (*bsel_alloc)++; | |
451 | object_property_add_uint32_ptr(OBJECT(bus), ACPI_PCIHP_PROP_BSEL, | |
452 | bus_bsel, NULL); | |
453 | } | |
454 | ||
455 | return bsel_alloc; | |
456 | } | |
457 | ||
458 | static void acpi_set_pci_info(void) | |
459 | { | |
460 | PCIBus *bus = find_i440fx(); /* TODO: Q35 support */ | |
461 | unsigned bsel_alloc = 0; | |
462 | ||
463 | if (bus) { | |
464 | /* Scan all PCI buses. Set property to enable acpi based hotplug. */ | |
465 | pci_for_each_bus_depth_first(bus, acpi_set_bsel, NULL, &bsel_alloc); | |
466 | } | |
467 | } | |
468 | ||
62b52c26 | 469 | static void build_append_pcihp_notify_entry(Aml *method, int slot) |
99fd437d | 470 | { |
62b52c26 IM |
471 | Aml *if_ctx; |
472 | int32_t devfn = PCI_DEVFN(slot, 0); | |
473 | ||
474 | if_ctx = aml_if(aml_and(aml_arg(0), aml_int(0x1U << slot))); | |
475 | aml_append(if_ctx, aml_notify(aml_name("S%.02X", devfn), aml_arg(1))); | |
476 | aml_append(method, if_ctx); | |
99fd437d MT |
477 | } |
478 | ||
62b52c26 | 479 | static void build_append_pci_bus_devices(Aml *parent_scope, PCIBus *bus, |
b23046ab | 480 | bool pcihp_bridge_en) |
99fd437d | 481 | { |
62b52c26 | 482 | Aml *dev, *notify_method, *method; |
99fd437d | 483 | QObject *bsel; |
b23046ab IM |
484 | PCIBus *sec; |
485 | int i; | |
133a2da4 | 486 | |
99fd437d MT |
487 | bsel = object_property_get_qobject(OBJECT(bus), ACPI_PCIHP_PROP_BSEL, NULL); |
488 | if (bsel) { | |
62b52c26 IM |
489 | int64_t bsel_val = qint_get_int(qobject_to_qint(bsel)); |
490 | ||
491 | aml_append(parent_scope, aml_name_decl("BSEL", aml_int(bsel_val))); | |
492 | notify_method = aml_method("DVNT", 2); | |
8dcf525a | 493 | } |
99fd437d | 494 | |
8dcf525a MT |
495 | for (i = 0; i < ARRAY_SIZE(bus->devices); i += PCI_FUNC_MAX) { |
496 | DeviceClass *dc; | |
497 | PCIDeviceClass *pc; | |
498 | PCIDevice *pdev = bus->devices[i]; | |
499 | int slot = PCI_SLOT(i); | |
b23046ab | 500 | bool hotplug_enabled_dev; |
093a35e5 | 501 | bool bridge_in_acpi; |
99fd437d | 502 | |
8dcf525a | 503 | if (!pdev) { |
b23046ab | 504 | if (bsel) { /* add hotplug slots for non present devices */ |
62b52c26 IM |
505 | dev = aml_device("S%.02X", PCI_DEVFN(slot, 0)); |
506 | aml_append(dev, aml_name_decl("_SUN", aml_int(slot))); | |
507 | aml_append(dev, aml_name_decl("_ADR", aml_int(slot << 16))); | |
508 | method = aml_method("_EJ0", 1); | |
509 | aml_append(method, | |
510 | aml_call2("PCEJ", aml_name("BSEL"), aml_name("_SUN")) | |
511 | ); | |
512 | aml_append(dev, method); | |
513 | aml_append(parent_scope, dev); | |
514 | ||
515 | build_append_pcihp_notify_entry(notify_method, slot); | |
b23046ab | 516 | } |
8dcf525a MT |
517 | continue; |
518 | } | |
99fd437d | 519 | |
8dcf525a MT |
520 | pc = PCI_DEVICE_GET_CLASS(pdev); |
521 | dc = DEVICE_GET_CLASS(pdev); | |
99fd437d | 522 | |
093a35e5 MT |
523 | /* When hotplug for bridges is enabled, bridges are |
524 | * described in ACPI separately (see build_pci_bus_end). | |
525 | * In this case they aren't themselves hot-pluggable. | |
a20275fa | 526 | * Hotplugged bridges *are* hot-pluggable. |
093a35e5 | 527 | */ |
b23046ab IM |
528 | bridge_in_acpi = pc->is_bridge && pcihp_bridge_en && |
529 | !DEVICE(pdev)->hotplugged; | |
530 | ||
531 | hotplug_enabled_dev = bsel && dc->hotpluggable && !bridge_in_acpi; | |
093a35e5 | 532 | |
b23046ab IM |
533 | if (pc->class_id == PCI_CLASS_BRIDGE_ISA) { |
534 | continue; | |
99fd437d MT |
535 | } |
536 | ||
62b52c26 IM |
537 | /* start to compose PCI slot descriptor */ |
538 | dev = aml_device("S%.02X", PCI_DEVFN(slot, 0)); | |
539 | aml_append(dev, aml_name_decl("_ADR", aml_int(slot << 16))); | |
540 | ||
8dcf525a | 541 | if (pc->class_id == PCI_CLASS_DISPLAY_VGA) { |
62b52c26 IM |
542 | /* add VGA specific AML methods */ |
543 | int s3d; | |
544 | ||
8dcf525a | 545 | if (object_dynamic_cast(OBJECT(pdev), "qxl-vga")) { |
62b52c26 | 546 | s3d = 3; |
b23046ab | 547 | } else { |
62b52c26 | 548 | s3d = 0; |
99fd437d | 549 | } |
62b52c26 IM |
550 | |
551 | method = aml_method("_S1D", 0); | |
552 | aml_append(method, aml_return(aml_int(0))); | |
553 | aml_append(dev, method); | |
554 | ||
555 | method = aml_method("_S2D", 0); | |
556 | aml_append(method, aml_return(aml_int(0))); | |
557 | aml_append(dev, method); | |
558 | ||
559 | method = aml_method("_S3D", 0); | |
560 | aml_append(method, aml_return(aml_int(s3d))); | |
561 | aml_append(dev, method); | |
b23046ab | 562 | } else if (hotplug_enabled_dev) { |
62b52c26 IM |
563 | /* add _SUN/_EJ0 to make slot hotpluggable */ |
564 | aml_append(dev, aml_name_decl("_SUN", aml_int(slot))); | |
99fd437d | 565 | |
62b52c26 IM |
566 | method = aml_method("_EJ0", 1); |
567 | aml_append(method, | |
568 | aml_call2("PCEJ", aml_name("BSEL"), aml_name("_SUN")) | |
569 | ); | |
570 | aml_append(dev, method); | |
571 | ||
572 | if (bsel) { | |
573 | build_append_pcihp_notify_entry(notify_method, slot); | |
574 | } | |
b23046ab | 575 | } else if (bridge_in_acpi) { |
62b52c26 IM |
576 | /* |
577 | * device is coldplugged bridge, | |
578 | * add child device descriptions into its scope | |
579 | */ | |
b23046ab | 580 | PCIBus *sec_bus = pci_bridge_get_sec_bus(PCI_BRIDGE(pdev)); |
b23046ab | 581 | |
62b52c26 | 582 | build_append_pci_bus_devices(dev, sec_bus, pcihp_bridge_en); |
8dcf525a | 583 | } |
62b52c26 IM |
584 | /* slot descriptor has been composed, add it into parent context */ |
585 | aml_append(parent_scope, dev); | |
8dcf525a MT |
586 | } |
587 | ||
588 | if (bsel) { | |
62b52c26 | 589 | aml_append(parent_scope, notify_method); |
99fd437d MT |
590 | } |
591 | ||
592 | /* Append PCNT method to notify about events on local and child buses. | |
593 | * Add unconditionally for root since DSDT expects it. | |
72c194f7 | 594 | */ |
62b52c26 | 595 | method = aml_method("PCNT", 0); |
99fd437d | 596 | |
b23046ab IM |
597 | /* If bus supports hotplug select it and notify about local events */ |
598 | if (bsel) { | |
62b52c26 IM |
599 | int64_t bsel_val = qint_get_int(qobject_to_qint(bsel)); |
600 | aml_append(method, aml_store(aml_int(bsel_val), aml_name("BNUM"))); | |
601 | aml_append(method, | |
602 | aml_call2("DVNT", aml_name("PCIU"), aml_int(1) /* Device Check */) | |
603 | ); | |
604 | aml_append(method, | |
605 | aml_call2("DVNT", aml_name("PCID"), aml_int(3)/* Eject Request */) | |
606 | ); | |
b23046ab | 607 | } |
99fd437d | 608 | |
b23046ab IM |
609 | /* Notify about child bus events in any case */ |
610 | if (pcihp_bridge_en) { | |
611 | QLIST_FOREACH(sec, &bus->child, sibling) { | |
62b52c26 IM |
612 | int32_t devfn = sec->parent_dev->devfn; |
613 | ||
614 | aml_append(method, aml_name("^S%.02X.PCNT", devfn)); | |
99fd437d | 615 | } |
72c194f7 | 616 | } |
62b52c26 | 617 | aml_append(parent_scope, method); |
72c194f7 MT |
618 | } |
619 | ||
0d8935e3 MA |
620 | /* |
621 | * initialize_route - Initialize the interrupt routing rule | |
622 | * through a specific LINK: | |
623 | * if (lnk_idx == idx) | |
624 | * route using link 'link_name' | |
625 | */ | |
626 | static Aml *initialize_route(Aml *route, const char *link_name, | |
627 | Aml *lnk_idx, int idx) | |
628 | { | |
629 | Aml *if_ctx = aml_if(aml_equal(lnk_idx, aml_int(idx))); | |
630 | Aml *pkg = aml_package(4); | |
631 | ||
632 | aml_append(pkg, aml_int(0)); | |
633 | aml_append(pkg, aml_int(0)); | |
634 | aml_append(pkg, aml_name("%s", link_name)); | |
635 | aml_append(pkg, aml_int(0)); | |
636 | aml_append(if_ctx, aml_store(pkg, route)); | |
637 | ||
638 | return if_ctx; | |
639 | } | |
640 | ||
641 | /* | |
642 | * build_prt - Define interrupt rounting rules | |
643 | * | |
644 | * Returns an array of 128 routes, one for each device, | |
645 | * based on device location. | |
646 | * The main goal is to equaly distribute the interrupts | |
647 | * over the 4 existing ACPI links (works only for i440fx). | |
648 | * The hash function is (slot + pin) & 3 -> "LNK[D|A|B|C]". | |
649 | * | |
650 | */ | |
651 | static Aml *build_prt(void) | |
652 | { | |
653 | Aml *method, *while_ctx, *pin, *res; | |
654 | ||
655 | method = aml_method("_PRT", 0); | |
656 | res = aml_local(0); | |
657 | pin = aml_local(1); | |
658 | aml_append(method, aml_store(aml_package(128), res)); | |
659 | aml_append(method, aml_store(aml_int(0), pin)); | |
660 | ||
661 | /* while (pin < 128) */ | |
662 | while_ctx = aml_while(aml_lless(pin, aml_int(128))); | |
663 | { | |
664 | Aml *slot = aml_local(2); | |
665 | Aml *lnk_idx = aml_local(3); | |
666 | Aml *route = aml_local(4); | |
667 | ||
668 | /* slot = pin >> 2 */ | |
669 | aml_append(while_ctx, | |
670 | aml_store(aml_shiftright(pin, aml_int(2)), slot)); | |
671 | /* lnk_idx = (slot + pin) & 3 */ | |
672 | aml_append(while_ctx, | |
673 | aml_store(aml_and(aml_add(pin, slot), aml_int(3)), lnk_idx)); | |
674 | ||
675 | /* route[2] = "LNK[D|A|B|C]", selection based on pin % 3 */ | |
676 | aml_append(while_ctx, initialize_route(route, "LNKD", lnk_idx, 0)); | |
677 | aml_append(while_ctx, initialize_route(route, "LNKA", lnk_idx, 1)); | |
678 | aml_append(while_ctx, initialize_route(route, "LNKB", lnk_idx, 2)); | |
679 | aml_append(while_ctx, initialize_route(route, "LNKC", lnk_idx, 3)); | |
680 | ||
681 | /* route[0] = 0x[slot]FFFF */ | |
682 | aml_append(while_ctx, | |
683 | aml_store(aml_or(aml_shiftleft(slot, aml_int(16)), aml_int(0xFFFF)), | |
684 | aml_index(route, aml_int(0)))); | |
685 | /* route[1] = pin & 3 */ | |
686 | aml_append(while_ctx, | |
687 | aml_store(aml_and(pin, aml_int(3)), aml_index(route, aml_int(1)))); | |
688 | /* res[pin] = route */ | |
689 | aml_append(while_ctx, aml_store(route, aml_index(res, pin))); | |
690 | /* pin++ */ | |
691 | aml_append(while_ctx, aml_increment(pin)); | |
692 | } | |
693 | aml_append(method, while_ctx); | |
694 | /* return res*/ | |
695 | aml_append(method, aml_return(res)); | |
696 | ||
697 | return method; | |
698 | } | |
699 | ||
a43c6e27 MA |
700 | typedef struct CrsRangeEntry { |
701 | uint64_t base; | |
702 | uint64_t limit; | |
703 | } CrsRangeEntry; | |
704 | ||
705 | static void crs_range_insert(GPtrArray *ranges, uint64_t base, uint64_t limit) | |
706 | { | |
707 | CrsRangeEntry *entry; | |
708 | ||
709 | entry = g_malloc(sizeof(*entry)); | |
710 | entry->base = base; | |
711 | entry->limit = limit; | |
712 | ||
713 | g_ptr_array_add(ranges, entry); | |
714 | } | |
715 | ||
716 | static void crs_range_free(gpointer data) | |
717 | { | |
718 | CrsRangeEntry *entry = (CrsRangeEntry *)data; | |
719 | g_free(entry); | |
720 | } | |
721 | ||
dcdca296 MA |
722 | static gint crs_range_compare(gconstpointer a, gconstpointer b) |
723 | { | |
724 | CrsRangeEntry *entry_a = *(CrsRangeEntry **)a; | |
725 | CrsRangeEntry *entry_b = *(CrsRangeEntry **)b; | |
726 | ||
727 | return (int64_t)entry_a->base - (int64_t)entry_b->base; | |
728 | } | |
729 | ||
730 | /* | |
731 | * crs_replace_with_free_ranges - given the 'used' ranges within [start - end] | |
732 | * interval, computes the 'free' ranges from the same interval. | |
733 | * Example: If the input array is { [a1 - a2],[b1 - b2] }, the function | |
734 | * will return { [base - a1], [a2 - b1], [b2 - limit] }. | |
735 | */ | |
736 | static void crs_replace_with_free_ranges(GPtrArray *ranges, | |
737 | uint64_t start, uint64_t end) | |
738 | { | |
739 | GPtrArray *free_ranges = g_ptr_array_new_with_free_func(crs_range_free); | |
740 | uint64_t free_base = start; | |
741 | int i; | |
742 | ||
743 | g_ptr_array_sort(ranges, crs_range_compare); | |
744 | for (i = 0; i < ranges->len; i++) { | |
745 | CrsRangeEntry *used = g_ptr_array_index(ranges, i); | |
746 | ||
747 | if (free_base < used->base) { | |
748 | crs_range_insert(free_ranges, free_base, used->base - 1); | |
749 | } | |
750 | ||
751 | free_base = used->limit + 1; | |
752 | } | |
753 | ||
754 | if (free_base < end) { | |
755 | crs_range_insert(free_ranges, free_base, end); | |
756 | } | |
757 | ||
758 | g_ptr_array_set_size(ranges, 0); | |
759 | for (i = 0; i < free_ranges->len; i++) { | |
760 | g_ptr_array_add(ranges, g_ptr_array_index(free_ranges, i)); | |
761 | } | |
762 | ||
763 | g_ptr_array_free(free_ranges, false); | |
764 | } | |
765 | ||
a43c6e27 MA |
766 | static Aml *build_crs(PCIHostState *host, |
767 | GPtrArray *io_ranges, GPtrArray *mem_ranges) | |
768 | { | |
769 | Aml *crs = aml_resource_template(); | |
770 | uint8_t max_bus = pci_bus_num(host->bus); | |
771 | uint8_t type; | |
772 | int devfn; | |
773 | ||
774 | for (devfn = 0; devfn < ARRAY_SIZE(host->bus->devices); devfn++) { | |
775 | int i; | |
776 | uint64_t range_base, range_limit; | |
777 | PCIDevice *dev = host->bus->devices[devfn]; | |
778 | ||
779 | if (!dev) { | |
780 | continue; | |
781 | } | |
782 | ||
783 | for (i = 0; i < PCI_NUM_REGIONS; i++) { | |
784 | PCIIORegion *r = &dev->io_regions[i]; | |
785 | ||
786 | range_base = r->addr; | |
787 | range_limit = r->addr + r->size - 1; | |
788 | ||
0f6dd8e1 MA |
789 | /* |
790 | * Work-around for old bioses | |
791 | * that do not support multiple root buses | |
792 | */ | |
793 | if (!range_base || range_base > range_limit) { | |
794 | continue; | |
795 | } | |
796 | ||
a43c6e27 MA |
797 | if (r->type & PCI_BASE_ADDRESS_SPACE_IO) { |
798 | aml_append(crs, | |
dcdca296 MA |
799 | aml_word_io(AML_MIN_FIXED, AML_MAX_FIXED, |
800 | AML_POS_DECODE, AML_ENTIRE_RANGE, | |
a43c6e27 MA |
801 | 0, |
802 | range_base, | |
803 | range_limit, | |
804 | 0, | |
805 | range_limit - range_base + 1)); | |
806 | crs_range_insert(io_ranges, range_base, range_limit); | |
807 | } else { /* "memory" */ | |
808 | aml_append(crs, | |
dcdca296 MA |
809 | aml_dword_memory(AML_POS_DECODE, AML_MIN_FIXED, |
810 | AML_MAX_FIXED, AML_NON_CACHEABLE, | |
811 | AML_READ_WRITE, | |
a43c6e27 MA |
812 | 0, |
813 | range_base, | |
814 | range_limit, | |
815 | 0, | |
816 | range_limit - range_base + 1)); | |
817 | crs_range_insert(mem_ranges, range_base, range_limit); | |
818 | } | |
819 | } | |
820 | ||
821 | type = dev->config[PCI_HEADER_TYPE] & ~PCI_HEADER_TYPE_MULTI_FUNCTION; | |
822 | if (type == PCI_HEADER_TYPE_BRIDGE) { | |
823 | uint8_t subordinate = dev->config[PCI_SUBORDINATE_BUS]; | |
824 | if (subordinate > max_bus) { | |
825 | max_bus = subordinate; | |
826 | } | |
827 | ||
828 | range_base = pci_bridge_get_base(dev, PCI_BASE_ADDRESS_SPACE_IO); | |
829 | range_limit = pci_bridge_get_limit(dev, PCI_BASE_ADDRESS_SPACE_IO); | |
0f6dd8e1 MA |
830 | |
831 | /* | |
832 | * Work-around for old bioses | |
833 | * that do not support multiple root buses | |
834 | */ | |
835 | if (range_base || range_base > range_limit) { | |
836 | aml_append(crs, | |
837 | aml_word_io(AML_MIN_FIXED, AML_MAX_FIXED, | |
838 | AML_POS_DECODE, AML_ENTIRE_RANGE, | |
839 | 0, | |
840 | range_base, | |
841 | range_limit, | |
842 | 0, | |
843 | range_limit - range_base + 1)); | |
844 | crs_range_insert(io_ranges, range_base, range_limit); | |
845 | } | |
a43c6e27 MA |
846 | |
847 | range_base = | |
848 | pci_bridge_get_base(dev, PCI_BASE_ADDRESS_SPACE_MEMORY); | |
849 | range_limit = | |
850 | pci_bridge_get_limit(dev, PCI_BASE_ADDRESS_SPACE_MEMORY); | |
0f6dd8e1 MA |
851 | |
852 | /* | |
853 | * Work-around for old bioses | |
854 | * that do not support multiple root buses | |
855 | */ | |
856 | if (range_base || range_base > range_limit) { | |
857 | aml_append(crs, | |
858 | aml_dword_memory(AML_POS_DECODE, AML_MIN_FIXED, | |
859 | AML_MAX_FIXED, AML_NON_CACHEABLE, | |
860 | AML_READ_WRITE, | |
861 | 0, | |
862 | range_base, | |
863 | range_limit, | |
864 | 0, | |
865 | range_limit - range_base + 1)); | |
866 | crs_range_insert(mem_ranges, range_base, range_limit); | |
867 | } | |
a43c6e27 MA |
868 | |
869 | range_base = | |
870 | pci_bridge_get_base(dev, PCI_BASE_ADDRESS_MEM_PREFETCH); | |
871 | range_limit = | |
872 | pci_bridge_get_limit(dev, PCI_BASE_ADDRESS_MEM_PREFETCH); | |
0f6dd8e1 MA |
873 | |
874 | /* | |
875 | * Work-around for old bioses | |
876 | * that do not support multiple root buses | |
877 | */ | |
878 | if (range_base || range_base > range_limit) { | |
879 | aml_append(crs, | |
880 | aml_dword_memory(AML_POS_DECODE, AML_MIN_FIXED, | |
881 | AML_MAX_FIXED, AML_NON_CACHEABLE, | |
882 | AML_READ_WRITE, | |
883 | 0, | |
884 | range_base, | |
885 | range_limit, | |
886 | 0, | |
887 | range_limit - range_base + 1)); | |
888 | crs_range_insert(mem_ranges, range_base, range_limit); | |
889 | } | |
a43c6e27 MA |
890 | } |
891 | } | |
892 | ||
893 | aml_append(crs, | |
dcdca296 | 894 | aml_word_bus_number(AML_MIN_FIXED, AML_MAX_FIXED, AML_POS_DECODE, |
a43c6e27 MA |
895 | 0, |
896 | pci_bus_num(host->bus), | |
897 | max_bus, | |
898 | 0, | |
899 | max_bus - pci_bus_num(host->bus) + 1)); | |
900 | ||
901 | return crs; | |
902 | } | |
903 | ||
72c194f7 MT |
904 | static void |
905 | build_ssdt(GArray *table_data, GArray *linker, | |
906 | AcpiCpuInfo *cpu, AcpiPmInfo *pm, AcpiMiscInfo *misc, | |
907 | PcPciInfo *pci, PcGuestInfo *guest_info) | |
908 | { | |
bef3492d IM |
909 | MachineState *machine = MACHINE(qdev_get_machine()); |
910 | uint32_t nr_mem = machine->ram_slots; | |
2fd71f1b | 911 | unsigned acpi_cpus = guest_info->apic_id_limit; |
20843d16 | 912 | Aml *ssdt, *sb_scope, *scope, *pkg, *dev, *method, *crs, *field, *ifctx; |
a4894206 | 913 | PCIBus *bus = NULL; |
a43c6e27 MA |
914 | GPtrArray *io_ranges = g_ptr_array_new_with_free_func(crs_range_free); |
915 | GPtrArray *mem_ranges = g_ptr_array_new_with_free_func(crs_range_free); | |
dcdca296 MA |
916 | CrsRangeEntry *entry; |
917 | int root_bus_limit = 0xFF; | |
72c194f7 MT |
918 | int i; |
919 | ||
011bb749 | 920 | ssdt = init_aml_allocator(); |
2fd71f1b LE |
921 | /* The current AML generator can cover the APIC ID range [0..255], |
922 | * inclusive, for VCPU hotplug. */ | |
923 | QEMU_BUILD_BUG_ON(ACPI_CPU_HOTPLUG_ID_LIMIT > 256); | |
924 | g_assert(acpi_cpus <= ACPI_CPU_HOTPLUG_ID_LIMIT); | |
925 | ||
4ec8d2b3 IM |
926 | /* Reserve space for header */ |
927 | acpi_data_push(ssdt->buf, sizeof(AcpiTableHeader)); | |
72c194f7 | 928 | |
a4894206 MA |
929 | /* Extra PCI root buses are implemented only for i440fx */ |
930 | bus = find_i440fx(); | |
931 | if (bus) { | |
932 | QLIST_FOREACH(bus, &bus->child, sibling) { | |
933 | uint8_t bus_num = pci_bus_num(bus); | |
0e79e51a | 934 | uint8_t numa_node = pci_bus_numa_node(bus); |
a4894206 MA |
935 | |
936 | /* look only for expander root buses */ | |
937 | if (!pci_bus_is_root(bus)) { | |
938 | continue; | |
939 | } | |
940 | ||
dcdca296 MA |
941 | if (bus_num < root_bus_limit) { |
942 | root_bus_limit = bus_num - 1; | |
943 | } | |
944 | ||
a4894206 MA |
945 | scope = aml_scope("\\_SB"); |
946 | dev = aml_device("PC%.02X", bus_num); | |
947 | aml_append(dev, | |
948 | aml_name_decl("_UID", aml_string("PC%.02X", bus_num))); | |
949 | aml_append(dev, aml_name_decl("_HID", aml_string("PNP0A03"))); | |
950 | aml_append(dev, aml_name_decl("_BBN", aml_int(bus_num))); | |
0e79e51a MA |
951 | |
952 | if (numa_node != NUMA_NODE_UNASSIGNED) { | |
953 | aml_append(dev, aml_name_decl("_PXM", aml_int(numa_node))); | |
954 | } | |
955 | ||
0d8935e3 | 956 | aml_append(dev, build_prt()); |
a43c6e27 MA |
957 | crs = build_crs(PCI_HOST_BRIDGE(BUS(bus)->parent), |
958 | io_ranges, mem_ranges); | |
959 | aml_append(dev, aml_name_decl("_CRS", crs)); | |
a4894206 MA |
960 | aml_append(scope, dev); |
961 | aml_append(ssdt, scope); | |
962 | } | |
963 | } | |
964 | ||
500b11ea | 965 | scope = aml_scope("\\_SB.PCI0"); |
60efd429 IM |
966 | /* build PCI0._CRS */ |
967 | crs = aml_resource_template(); | |
968 | aml_append(crs, | |
ff80dc7f | 969 | aml_word_bus_number(AML_MIN_FIXED, AML_MAX_FIXED, AML_POS_DECODE, |
dcdca296 MA |
970 | 0x0000, 0x0, root_bus_limit, |
971 | 0x0000, root_bus_limit + 1)); | |
ff80dc7f | 972 | aml_append(crs, aml_io(AML_DECODE16, 0x0CF8, 0x0CF8, 0x01, 0x08)); |
60efd429 IM |
973 | |
974 | aml_append(crs, | |
ff80dc7f SZ |
975 | aml_word_io(AML_MIN_FIXED, AML_MAX_FIXED, |
976 | AML_POS_DECODE, AML_ENTIRE_RANGE, | |
60efd429 | 977 | 0x0000, 0x0000, 0x0CF7, 0x0000, 0x0CF8)); |
dcdca296 MA |
978 | |
979 | crs_replace_with_free_ranges(io_ranges, 0x0D00, 0xFFFF); | |
980 | for (i = 0; i < io_ranges->len; i++) { | |
981 | entry = g_ptr_array_index(io_ranges, i); | |
982 | aml_append(crs, | |
983 | aml_word_io(AML_MIN_FIXED, AML_MAX_FIXED, | |
984 | AML_POS_DECODE, AML_ENTIRE_RANGE, | |
985 | 0x0000, entry->base, entry->limit, | |
986 | 0x0000, entry->limit - entry->base + 1)); | |
987 | } | |
988 | ||
60efd429 | 989 | aml_append(crs, |
ff80dc7f SZ |
990 | aml_dword_memory(AML_POS_DECODE, AML_MIN_FIXED, AML_MAX_FIXED, |
991 | AML_CACHEABLE, AML_READ_WRITE, | |
60efd429 | 992 | 0, 0x000A0000, 0x000BFFFF, 0, 0x00020000)); |
dcdca296 MA |
993 | |
994 | crs_replace_with_free_ranges(mem_ranges, pci->w32.begin, pci->w32.end - 1); | |
995 | for (i = 0; i < mem_ranges->len; i++) { | |
996 | entry = g_ptr_array_index(mem_ranges, i); | |
997 | aml_append(crs, | |
998 | aml_dword_memory(AML_POS_DECODE, AML_MIN_FIXED, AML_MAX_FIXED, | |
999 | AML_NON_CACHEABLE, AML_READ_WRITE, | |
1000 | 0, entry->base, entry->limit, | |
1001 | 0, entry->limit - entry->base + 1)); | |
1002 | } | |
1003 | ||
60efd429 IM |
1004 | if (pci->w64.begin) { |
1005 | aml_append(crs, | |
ff80dc7f SZ |
1006 | aml_qword_memory(AML_POS_DECODE, AML_MIN_FIXED, AML_MAX_FIXED, |
1007 | AML_CACHEABLE, AML_READ_WRITE, | |
60efd429 IM |
1008 | 0, pci->w64.begin, pci->w64.end - 1, 0, |
1009 | pci->w64.end - pci->w64.begin)); | |
1010 | } | |
1011 | aml_append(scope, aml_name_decl("_CRS", crs)); | |
1012 | ||
d31c909e IM |
1013 | /* reserve GPE0 block resources */ |
1014 | dev = aml_device("GPE0"); | |
1015 | aml_append(dev, aml_name_decl("_HID", aml_string("PNP0A06"))); | |
1016 | aml_append(dev, aml_name_decl("_UID", aml_string("GPE0 resources"))); | |
1017 | /* device present, functioning, decoding, not shown in UI */ | |
1018 | aml_append(dev, aml_name_decl("_STA", aml_int(0xB))); | |
1019 | crs = aml_resource_template(); | |
1020 | aml_append(crs, | |
ff80dc7f | 1021 | aml_io(AML_DECODE16, pm->gpe0_blk, pm->gpe0_blk, 1, pm->gpe0_blk_len) |
d31c909e IM |
1022 | ); |
1023 | aml_append(dev, aml_name_decl("_CRS", crs)); | |
1024 | aml_append(scope, dev); | |
1025 | ||
dcdca296 MA |
1026 | g_ptr_array_free(io_ranges, true); |
1027 | g_ptr_array_free(mem_ranges, true); | |
1028 | ||
500b11ea IM |
1029 | /* reserve PCIHP resources */ |
1030 | if (pm->pcihp_io_len) { | |
1031 | dev = aml_device("PHPR"); | |
1032 | aml_append(dev, aml_name_decl("_HID", aml_string("PNP0A06"))); | |
1033 | aml_append(dev, | |
1034 | aml_name_decl("_UID", aml_string("PCI Hotplug resources"))); | |
1035 | /* device present, functioning, decoding, not shown in UI */ | |
1036 | aml_append(dev, aml_name_decl("_STA", aml_int(0xB))); | |
1037 | crs = aml_resource_template(); | |
1038 | aml_append(crs, | |
ff80dc7f | 1039 | aml_io(AML_DECODE16, pm->pcihp_io_base, pm->pcihp_io_base, 1, |
500b11ea IM |
1040 | pm->pcihp_io_len) |
1041 | ); | |
1042 | aml_append(dev, aml_name_decl("_CRS", crs)); | |
1043 | aml_append(scope, dev); | |
1044 | } | |
1045 | aml_append(ssdt, scope); | |
1046 | ||
ebc3028f IM |
1047 | /* create S3_ / S4_ / S5_ packages if necessary */ |
1048 | scope = aml_scope("\\"); | |
1049 | if (!pm->s3_disabled) { | |
1050 | pkg = aml_package(4); | |
1051 | aml_append(pkg, aml_int(1)); /* PM1a_CNT.SLP_TYP */ | |
1052 | aml_append(pkg, aml_int(1)); /* PM1b_CNT.SLP_TYP, FIXME: not impl. */ | |
1053 | aml_append(pkg, aml_int(0)); /* reserved */ | |
1054 | aml_append(pkg, aml_int(0)); /* reserved */ | |
1055 | aml_append(scope, aml_name_decl("_S3", pkg)); | |
1056 | } | |
1057 | ||
1058 | if (!pm->s4_disabled) { | |
1059 | pkg = aml_package(4); | |
1060 | aml_append(pkg, aml_int(pm->s4_val)); /* PM1a_CNT.SLP_TYP */ | |
1061 | /* PM1b_CNT.SLP_TYP, FIXME: not impl. */ | |
1062 | aml_append(pkg, aml_int(pm->s4_val)); | |
1063 | aml_append(pkg, aml_int(0)); /* reserved */ | |
1064 | aml_append(pkg, aml_int(0)); /* reserved */ | |
1065 | aml_append(scope, aml_name_decl("_S4", pkg)); | |
1066 | } | |
1067 | ||
1068 | pkg = aml_package(4); | |
1069 | aml_append(pkg, aml_int(0)); /* PM1a_CNT.SLP_TYP */ | |
1070 | aml_append(pkg, aml_int(0)); /* PM1b_CNT.SLP_TYP not impl. */ | |
1071 | aml_append(pkg, aml_int(0)); /* reserved */ | |
1072 | aml_append(pkg, aml_int(0)); /* reserved */ | |
1073 | aml_append(scope, aml_name_decl("_S5", pkg)); | |
1074 | aml_append(ssdt, scope); | |
1075 | ||
8ac6f7a6 IM |
1076 | if (misc->applesmc_io_base) { |
1077 | scope = aml_scope("\\_SB.PCI0.ISA"); | |
1078 | dev = aml_device("SMC"); | |
1079 | ||
1080 | aml_append(dev, aml_name_decl("_HID", aml_eisaid("APP0001"))); | |
1081 | /* device present, functioning, decoding, not shown in UI */ | |
1082 | aml_append(dev, aml_name_decl("_STA", aml_int(0xB))); | |
1083 | ||
1084 | crs = aml_resource_template(); | |
1085 | aml_append(crs, | |
ff80dc7f | 1086 | aml_io(AML_DECODE16, misc->applesmc_io_base, misc->applesmc_io_base, |
8ac6f7a6 IM |
1087 | 0x01, APPLESMC_MAX_DATA_LENGTH) |
1088 | ); | |
1089 | aml_append(crs, aml_irq_no_flags(6)); | |
1090 | aml_append(dev, aml_name_decl("_CRS", crs)); | |
1091 | ||
1092 | aml_append(scope, dev); | |
1093 | aml_append(ssdt, scope); | |
1094 | } | |
1095 | ||
cd61cb2e IM |
1096 | if (misc->pvpanic_port) { |
1097 | scope = aml_scope("\\_SB.PCI0.ISA"); | |
1098 | ||
2332333c | 1099 | dev = aml_device("PEVT"); |
e65bef69 | 1100 | aml_append(dev, aml_name_decl("_HID", aml_string("QEMU0001"))); |
cd61cb2e IM |
1101 | |
1102 | crs = aml_resource_template(); | |
1103 | aml_append(crs, | |
ff80dc7f | 1104 | aml_io(AML_DECODE16, misc->pvpanic_port, misc->pvpanic_port, 1, 1) |
cd61cb2e IM |
1105 | ); |
1106 | aml_append(dev, aml_name_decl("_CRS", crs)); | |
1107 | ||
ff80dc7f | 1108 | aml_append(dev, aml_operation_region("PEOR", AML_SYSTEM_IO, |
cd61cb2e | 1109 | misc->pvpanic_port, 1)); |
ff80dc7f | 1110 | field = aml_field("PEOR", AML_BYTE_ACC, AML_PRESERVE); |
cd61cb2e IM |
1111 | aml_append(field, aml_named_field("PEPT", 8)); |
1112 | aml_append(dev, field); | |
1113 | ||
2332333c RK |
1114 | /* device present, functioning, decoding, not shown in UI */ |
1115 | aml_append(dev, aml_name_decl("_STA", aml_int(0xB))); | |
1116 | ||
cd61cb2e IM |
1117 | method = aml_method("RDPT", 0); |
1118 | aml_append(method, aml_store(aml_name("PEPT"), aml_local(0))); | |
1119 | aml_append(method, aml_return(aml_local(0))); | |
1120 | aml_append(dev, method); | |
1121 | ||
1122 | method = aml_method("WRPT", 1); | |
1123 | aml_append(method, aml_store(aml_arg(0), aml_name("PEPT"))); | |
1124 | aml_append(dev, method); | |
1125 | ||
1126 | aml_append(scope, dev); | |
1127 | aml_append(ssdt, scope); | |
1128 | } | |
1129 | ||
7824df38 | 1130 | sb_scope = aml_scope("\\_SB"); |
72c194f7 | 1131 | { |
ddf1ec2f IM |
1132 | /* create PCI0.PRES device and its _CRS to reserve CPU hotplug MMIO */ |
1133 | dev = aml_device("PCI0." stringify(CPU_HOTPLUG_RESOURCE_DEVICE)); | |
1134 | aml_append(dev, aml_name_decl("_HID", aml_eisaid("PNP0A06"))); | |
1135 | aml_append(dev, | |
1136 | aml_name_decl("_UID", aml_string("CPU Hotplug resources")) | |
1137 | ); | |
1138 | /* device present, functioning, decoding, not shown in UI */ | |
1139 | aml_append(dev, aml_name_decl("_STA", aml_int(0xB))); | |
1140 | crs = aml_resource_template(); | |
1141 | aml_append(crs, | |
ff80dc7f | 1142 | aml_io(AML_DECODE16, pm->cpu_hp_io_base, pm->cpu_hp_io_base, 1, |
ddf1ec2f IM |
1143 | pm->cpu_hp_io_len) |
1144 | ); | |
1145 | aml_append(dev, aml_name_decl("_CRS", crs)); | |
1146 | aml_append(sb_scope, dev); | |
1147 | /* declare CPU hotplug MMIO region and PRS field to access it */ | |
1148 | aml_append(sb_scope, aml_operation_region( | |
ff80dc7f SZ |
1149 | "PRST", AML_SYSTEM_IO, pm->cpu_hp_io_base, pm->cpu_hp_io_len)); |
1150 | field = aml_field("PRST", AML_BYTE_ACC, AML_PRESERVE); | |
ddf1ec2f IM |
1151 | aml_append(field, aml_named_field("PRS", 256)); |
1152 | aml_append(sb_scope, field); | |
1153 | ||
72c194f7 MT |
1154 | /* build Processor object for each processor */ |
1155 | for (i = 0; i < acpi_cpus; i++) { | |
20843d16 IM |
1156 | dev = aml_processor(i, 0, 0, "CP%.02X", i); |
1157 | ||
1158 | method = aml_method("_MAT", 0); | |
1159 | aml_append(method, aml_return(aml_call1("CPMA", aml_int(i)))); | |
1160 | aml_append(dev, method); | |
1161 | ||
1162 | method = aml_method("_STA", 0); | |
1163 | aml_append(method, aml_return(aml_call1("CPST", aml_int(i)))); | |
1164 | aml_append(dev, method); | |
1165 | ||
1166 | method = aml_method("_EJ0", 1); | |
1167 | aml_append(method, | |
1168 | aml_return(aml_call2("CPEJ", aml_int(i), aml_arg(0))) | |
1169 | ); | |
1170 | aml_append(dev, method); | |
1171 | ||
1172 | aml_append(sb_scope, dev); | |
72c194f7 MT |
1173 | } |
1174 | ||
1175 | /* build this code: | |
1176 | * Method(NTFY, 2) {If (LEqual(Arg0, 0x00)) {Notify(CP00, Arg1)} ...} | |
1177 | */ | |
1178 | /* Arg0 = Processor ID = APIC ID */ | |
20843d16 IM |
1179 | method = aml_method("NTFY", 2); |
1180 | for (i = 0; i < acpi_cpus; i++) { | |
1181 | ifctx = aml_if(aml_equal(aml_arg(0), aml_int(i))); | |
1182 | aml_append(ifctx, | |
1183 | aml_notify(aml_name("CP%.02X", i), aml_arg(1)) | |
1184 | ); | |
1185 | aml_append(method, ifctx); | |
1186 | } | |
1187 | aml_append(sb_scope, method); | |
1188 | ||
1189 | /* build "Name(CPON, Package() { One, One, ..., Zero, Zero, ... })" | |
1190 | * | |
1191 | * Note: The ability to create variable-sized packages was first | |
e71fd764 | 1192 | * introduced in ACPI 2.0. ACPI 1.0 only allowed fixed-size packages |
20843d16 IM |
1193 | * ith up to 255 elements. Windows guests up to win2k8 fail when |
1194 | * VarPackageOp is used. | |
1195 | */ | |
1196 | pkg = acpi_cpus <= 255 ? aml_package(acpi_cpus) : | |
1197 | aml_varpackage(acpi_cpus); | |
72c194f7 | 1198 | |
20843d16 IM |
1199 | for (i = 0; i < acpi_cpus; i++) { |
1200 | uint8_t b = test_bit(i, cpu->found_cpus) ? 0x01 : 0x00; | |
1201 | aml_append(pkg, aml_int(b)); | |
72c194f7 | 1202 | } |
20843d16 | 1203 | aml_append(sb_scope, aml_name_decl("CPON", pkg)); |
72c194f7 | 1204 | |
8698c0c0 IM |
1205 | /* build memory devices */ |
1206 | assert(nr_mem <= ACPI_MAX_RAM_SLOTS); | |
2c6b94d8 IM |
1207 | scope = aml_scope("\\_SB.PCI0." stringify(MEMORY_HOTPLUG_DEVICE)); |
1208 | aml_append(scope, | |
1209 | aml_name_decl(stringify(MEMORY_SLOTS_NUMBER), aml_int(nr_mem)) | |
1210 | ); | |
1211 | ||
1212 | crs = aml_resource_template(); | |
1213 | aml_append(crs, | |
ff80dc7f | 1214 | aml_io(AML_DECODE16, pm->mem_hp_io_base, pm->mem_hp_io_base, 0, |
2c6b94d8 IM |
1215 | pm->mem_hp_io_len) |
1216 | ); | |
1217 | aml_append(scope, aml_name_decl("_CRS", crs)); | |
1218 | ||
1219 | aml_append(scope, aml_operation_region( | |
ff80dc7f | 1220 | stringify(MEMORY_HOTPLUG_IO_REGION), AML_SYSTEM_IO, |
2c6b94d8 IM |
1221 | pm->mem_hp_io_base, pm->mem_hp_io_len) |
1222 | ); | |
1223 | ||
ff80dc7f SZ |
1224 | field = aml_field(stringify(MEMORY_HOTPLUG_IO_REGION), AML_DWORD_ACC, |
1225 | AML_PRESERVE); | |
2c6b94d8 IM |
1226 | aml_append(field, /* read only */ |
1227 | aml_named_field(stringify(MEMORY_SLOT_ADDR_LOW), 32)); | |
1228 | aml_append(field, /* read only */ | |
1229 | aml_named_field(stringify(MEMORY_SLOT_ADDR_HIGH), 32)); | |
1230 | aml_append(field, /* read only */ | |
1231 | aml_named_field(stringify(MEMORY_SLOT_SIZE_LOW), 32)); | |
1232 | aml_append(field, /* read only */ | |
1233 | aml_named_field(stringify(MEMORY_SLOT_SIZE_HIGH), 32)); | |
1234 | aml_append(field, /* read only */ | |
1235 | aml_named_field(stringify(MEMORY_SLOT_PROXIMITY), 32)); | |
1236 | aml_append(scope, field); | |
1237 | ||
ff80dc7f SZ |
1238 | field = aml_field(stringify(MEMORY_HOTPLUG_IO_REGION), AML_BYTE_ACC, |
1239 | AML_WRITE_AS_ZEROS); | |
2c6b94d8 IM |
1240 | aml_append(field, aml_reserved_field(160 /* bits, Offset(20) */)); |
1241 | aml_append(field, /* 1 if enabled, read only */ | |
1242 | aml_named_field(stringify(MEMORY_SLOT_ENABLED), 1)); | |
1243 | aml_append(field, | |
1244 | /*(read) 1 if has a insert event. (write) 1 to clear event */ | |
1245 | aml_named_field(stringify(MEMORY_SLOT_INSERT_EVENT), 1)); | |
c06b2ffb ZG |
1246 | aml_append(field, |
1247 | /* (read) 1 if has a remove event. (write) 1 to clear event */ | |
1248 | aml_named_field(stringify(MEMORY_SLOT_REMOVE_EVENT), 1)); | |
1249 | aml_append(field, | |
1250 | /* initiates device eject, write only */ | |
1251 | aml_named_field(stringify(MEMORY_SLOT_EJECT), 1)); | |
2c6b94d8 IM |
1252 | aml_append(scope, field); |
1253 | ||
ff80dc7f SZ |
1254 | field = aml_field(stringify(MEMORY_HOTPLUG_IO_REGION), AML_DWORD_ACC, |
1255 | AML_PRESERVE); | |
2c6b94d8 IM |
1256 | aml_append(field, /* DIMM selector, write only */ |
1257 | aml_named_field(stringify(MEMORY_SLOT_SLECTOR), 32)); | |
1258 | aml_append(field, /* _OST event code, write only */ | |
1259 | aml_named_field(stringify(MEMORY_SLOT_OST_EVENT), 32)); | |
1260 | aml_append(field, /* _OST status code, write only */ | |
1261 | aml_named_field(stringify(MEMORY_SLOT_OST_STATUS), 32)); | |
1262 | aml_append(scope, field); | |
1263 | ||
1264 | aml_append(sb_scope, scope); | |
8698c0c0 IM |
1265 | |
1266 | for (i = 0; i < nr_mem; i++) { | |
1267 | #define BASEPATH "\\_SB.PCI0." stringify(MEMORY_HOTPLUG_DEVICE) "." | |
1268 | const char *s; | |
1269 | ||
1270 | dev = aml_device("MP%02X", i); | |
1271 | aml_append(dev, aml_name_decl("_UID", aml_string("0x%02X", i))); | |
1272 | aml_append(dev, aml_name_decl("_HID", aml_eisaid("PNP0C80"))); | |
bef3492d | 1273 | |
8698c0c0 IM |
1274 | method = aml_method("_CRS", 0); |
1275 | s = BASEPATH stringify(MEMORY_SLOT_CRS_METHOD); | |
1276 | aml_append(method, aml_return(aml_call1(s, aml_name("_UID")))); | |
1277 | aml_append(dev, method); | |
1278 | ||
1279 | method = aml_method("_STA", 0); | |
1280 | s = BASEPATH stringify(MEMORY_SLOT_STATUS_METHOD); | |
1281 | aml_append(method, aml_return(aml_call1(s, aml_name("_UID")))); | |
1282 | aml_append(dev, method); | |
1283 | ||
1284 | method = aml_method("_PXM", 0); | |
1285 | s = BASEPATH stringify(MEMORY_SLOT_PROXIMITY_METHOD); | |
1286 | aml_append(method, aml_return(aml_call1(s, aml_name("_UID")))); | |
1287 | aml_append(dev, method); | |
1288 | ||
1289 | method = aml_method("_OST", 3); | |
1290 | s = BASEPATH stringify(MEMORY_SLOT_OST_METHOD); | |
1291 | aml_append(method, aml_return(aml_call4( | |
1292 | s, aml_name("_UID"), aml_arg(0), aml_arg(1), aml_arg(2) | |
1293 | ))); | |
1294 | aml_append(dev, method); | |
1295 | ||
c06b2ffb ZG |
1296 | method = aml_method("_EJ0", 1); |
1297 | s = BASEPATH stringify(MEMORY_SLOT_EJECT_METHOD); | |
1298 | aml_append(method, aml_return(aml_call2( | |
1299 | s, aml_name("_UID"), aml_arg(0)))); | |
1300 | aml_append(dev, method); | |
1301 | ||
8698c0c0 | 1302 | aml_append(sb_scope, dev); |
bef3492d IM |
1303 | } |
1304 | ||
8698c0c0 | 1305 | /* build Method(MEMORY_SLOT_NOTIFY_METHOD, 2) { |
853cff8e | 1306 | * If (LEqual(Arg0, 0x00)) {Notify(MP00, Arg1)} ... } |
8698c0c0 IM |
1307 | */ |
1308 | method = aml_method(stringify(MEMORY_SLOT_NOTIFY_METHOD), 2); | |
1309 | for (i = 0; i < nr_mem; i++) { | |
1310 | ifctx = aml_if(aml_equal(aml_arg(0), aml_int(i))); | |
1311 | aml_append(ifctx, | |
1312 | aml_notify(aml_name("MP%.02X", i), aml_arg(1)) | |
1313 | ); | |
1314 | aml_append(method, ifctx); | |
1315 | } | |
1316 | aml_append(sb_scope, method); | |
1317 | ||
72c194f7 | 1318 | { |
8dcf525a MT |
1319 | Object *pci_host; |
1320 | PCIBus *bus = NULL; | |
8dcf525a | 1321 | |
ca6c1855 MA |
1322 | pci_host = acpi_get_i386_pci_host(); |
1323 | if (pci_host) { | |
8dcf525a MT |
1324 | bus = PCI_HOST_BRIDGE(pci_host)->bus; |
1325 | } | |
72c194f7 | 1326 | |
99fd437d | 1327 | if (bus) { |
62b52c26 | 1328 | Aml *scope = aml_scope("PCI0"); |
99fd437d | 1329 | /* Scan all PCI buses. Generate tables to support hotplug. */ |
62b52c26 IM |
1330 | build_append_pci_bus_devices(scope, bus, pm->pcihp_bridge_en); |
1331 | aml_append(sb_scope, scope); | |
72c194f7 | 1332 | } |
72c194f7 | 1333 | } |
011bb749 | 1334 | aml_append(ssdt, sb_scope); |
72c194f7 MT |
1335 | } |
1336 | ||
011bb749 IM |
1337 | /* copy AML table into ACPI tables blob and patch header there */ |
1338 | g_array_append_vals(table_data, ssdt->buf->data, ssdt->buf->len); | |
72c194f7 | 1339 | build_header(linker, table_data, |
011bb749 IM |
1340 | (void *)(table_data->data + table_data->len - ssdt->buf->len), |
1341 | "SSDT", ssdt->buf->len, 1); | |
1342 | free_aml_allocator(); | |
72c194f7 MT |
1343 | } |
1344 | ||
1345 | static void | |
1346 | build_hpet(GArray *table_data, GArray *linker) | |
1347 | { | |
1348 | Acpi20Hpet *hpet; | |
1349 | ||
1350 | hpet = acpi_data_push(table_data, sizeof(*hpet)); | |
1351 | /* Note timer_block_id value must be kept in sync with value advertised by | |
1352 | * emulated hpet | |
1353 | */ | |
1354 | hpet->timer_block_id = cpu_to_le32(0x8086a201); | |
1355 | hpet->addr.address = cpu_to_le64(HPET_BASE); | |
1356 | build_header(linker, table_data, | |
821e3227 | 1357 | (void *)hpet, "HPET", sizeof(*hpet), 1); |
72c194f7 MT |
1358 | } |
1359 | ||
711b20b4 | 1360 | static void |
42a5b308 | 1361 | build_tpm_tcpa(GArray *table_data, GArray *linker, GArray *tcpalog) |
711b20b4 SB |
1362 | { |
1363 | Acpi20Tcpa *tcpa = acpi_data_push(table_data, sizeof *tcpa); | |
42a5b308 | 1364 | uint64_t log_area_start_address = acpi_data_len(tcpalog); |
711b20b4 SB |
1365 | |
1366 | tcpa->platform_class = cpu_to_le16(TPM_TCPA_ACPI_CLASS_CLIENT); | |
1367 | tcpa->log_area_minimum_length = cpu_to_le32(TPM_LOG_AREA_MINIMUM_SIZE); | |
1368 | tcpa->log_area_start_address = cpu_to_le64(log_area_start_address); | |
1369 | ||
42a5b308 SB |
1370 | bios_linker_loader_alloc(linker, ACPI_BUILD_TPMLOG_FILE, 1, |
1371 | false /* high memory */); | |
1372 | ||
711b20b4 SB |
1373 | /* log area start address to be filled by Guest linker */ |
1374 | bios_linker_loader_add_pointer(linker, ACPI_BUILD_TABLE_FILE, | |
42a5b308 | 1375 | ACPI_BUILD_TPMLOG_FILE, |
711b20b4 SB |
1376 | table_data, &tcpa->log_area_start_address, |
1377 | sizeof(tcpa->log_area_start_address)); | |
1378 | ||
1379 | build_header(linker, table_data, | |
1380 | (void *)tcpa, "TCPA", sizeof(*tcpa), 2); | |
1381 | ||
42a5b308 | 1382 | acpi_data_push(tcpalog, TPM_LOG_AREA_MINIMUM_SIZE); |
711b20b4 SB |
1383 | } |
1384 | ||
1385 | static void | |
1386 | build_tpm_ssdt(GArray *table_data, GArray *linker) | |
1387 | { | |
1388 | void *tpm_ptr; | |
1389 | ||
1390 | tpm_ptr = acpi_data_push(table_data, sizeof(ssdt_tpm_aml)); | |
1391 | memcpy(tpm_ptr, ssdt_tpm_aml, sizeof(ssdt_tpm_aml)); | |
1392 | } | |
1393 | ||
5cb18b3d SB |
1394 | static void |
1395 | build_tpm2(GArray *table_data, GArray *linker) | |
1396 | { | |
1397 | Acpi20TPM2 *tpm2_ptr; | |
1398 | void *tpm_ptr; | |
1399 | ||
1400 | tpm_ptr = acpi_data_push(table_data, sizeof(ssdt_tpm2_aml)); | |
1401 | memcpy(tpm_ptr, ssdt_tpm2_aml, sizeof(ssdt_tpm2_aml)); | |
1402 | ||
1403 | tpm2_ptr = acpi_data_push(table_data, sizeof *tpm2_ptr); | |
1404 | ||
1405 | tpm2_ptr->platform_class = cpu_to_le16(TPM2_ACPI_CLASS_CLIENT); | |
1406 | tpm2_ptr->control_area_address = cpu_to_le64(0); | |
1407 | tpm2_ptr->start_method = cpu_to_le32(TPM2_START_METHOD_MMIO); | |
1408 | ||
1409 | build_header(linker, table_data, | |
1410 | (void *)tpm2_ptr, "TPM2", sizeof(*tpm2_ptr), 4); | |
1411 | } | |
1412 | ||
04ed3ea8 IM |
1413 | typedef enum { |
1414 | MEM_AFFINITY_NOFLAGS = 0, | |
1415 | MEM_AFFINITY_ENABLED = (1 << 0), | |
1416 | MEM_AFFINITY_HOTPLUGGABLE = (1 << 1), | |
1417 | MEM_AFFINITY_NON_VOLATILE = (1 << 2), | |
1418 | } MemoryAffinityFlags; | |
1419 | ||
72c194f7 | 1420 | static void |
04ed3ea8 IM |
1421 | acpi_build_srat_memory(AcpiSratMemoryAffinity *numamem, uint64_t base, |
1422 | uint64_t len, int node, MemoryAffinityFlags flags) | |
72c194f7 MT |
1423 | { |
1424 | numamem->type = ACPI_SRAT_MEMORY; | |
1425 | numamem->length = sizeof(*numamem); | |
1426 | memset(numamem->proximity, 0, 4); | |
1427 | numamem->proximity[0] = node; | |
04ed3ea8 | 1428 | numamem->flags = cpu_to_le32(flags); |
72c194f7 MT |
1429 | numamem->base_addr = cpu_to_le64(base); |
1430 | numamem->range_length = cpu_to_le64(len); | |
1431 | } | |
1432 | ||
1433 | static void | |
dd0247e0 | 1434 | build_srat(GArray *table_data, GArray *linker, PcGuestInfo *guest_info) |
72c194f7 MT |
1435 | { |
1436 | AcpiSystemResourceAffinityTable *srat; | |
1437 | AcpiSratProcessorAffinity *core; | |
1438 | AcpiSratMemoryAffinity *numamem; | |
1439 | ||
1440 | int i; | |
1441 | uint64_t curnode; | |
1442 | int srat_start, numa_start, slots; | |
1443 | uint64_t mem_len, mem_base, next_base; | |
cec65193 IM |
1444 | PCMachineState *pcms = PC_MACHINE(qdev_get_machine()); |
1445 | ram_addr_t hotplugabble_address_space_size = | |
1446 | object_property_get_int(OBJECT(pcms), PC_MACHINE_MEMHP_REGION_SIZE, | |
1447 | NULL); | |
72c194f7 MT |
1448 | |
1449 | srat_start = table_data->len; | |
1450 | ||
1451 | srat = acpi_data_push(table_data, sizeof *srat); | |
1452 | srat->reserved1 = cpu_to_le32(1); | |
1453 | core = (void *)(srat + 1); | |
1454 | ||
1455 | for (i = 0; i < guest_info->apic_id_limit; ++i) { | |
1456 | core = acpi_data_push(table_data, sizeof *core); | |
1457 | core->type = ACPI_SRAT_PROCESSOR; | |
1458 | core->length = sizeof(*core); | |
1459 | core->local_apic_id = i; | |
1460 | curnode = guest_info->node_cpu[i]; | |
1461 | core->proximity_lo = curnode; | |
1462 | memset(core->proximity_hi, 0, 3); | |
1463 | core->local_sapic_eid = 0; | |
dd0247e0 | 1464 | core->flags = cpu_to_le32(1); |
72c194f7 MT |
1465 | } |
1466 | ||
1467 | ||
1468 | /* the memory map is a bit tricky, it contains at least one hole | |
1469 | * from 640k-1M and possibly another one from 3.5G-4G. | |
1470 | */ | |
1471 | next_base = 0; | |
1472 | numa_start = table_data->len; | |
1473 | ||
1474 | numamem = acpi_data_push(table_data, sizeof *numamem); | |
04ed3ea8 | 1475 | acpi_build_srat_memory(numamem, 0, 640*1024, 0, MEM_AFFINITY_ENABLED); |
72c194f7 MT |
1476 | next_base = 1024 * 1024; |
1477 | for (i = 1; i < guest_info->numa_nodes + 1; ++i) { | |
1478 | mem_base = next_base; | |
1479 | mem_len = guest_info->node_mem[i - 1]; | |
1480 | if (i == 1) { | |
1481 | mem_len -= 1024 * 1024; | |
1482 | } | |
1483 | next_base = mem_base + mem_len; | |
1484 | ||
1485 | /* Cut out the ACPI_PCI hole */ | |
4c8a949b EH |
1486 | if (mem_base <= guest_info->ram_size_below_4g && |
1487 | next_base > guest_info->ram_size_below_4g) { | |
1488 | mem_len -= next_base - guest_info->ram_size_below_4g; | |
72c194f7 MT |
1489 | if (mem_len > 0) { |
1490 | numamem = acpi_data_push(table_data, sizeof *numamem); | |
04ed3ea8 IM |
1491 | acpi_build_srat_memory(numamem, mem_base, mem_len, i - 1, |
1492 | MEM_AFFINITY_ENABLED); | |
72c194f7 MT |
1493 | } |
1494 | mem_base = 1ULL << 32; | |
4c8a949b EH |
1495 | mem_len = next_base - guest_info->ram_size_below_4g; |
1496 | next_base += (1ULL << 32) - guest_info->ram_size_below_4g; | |
72c194f7 MT |
1497 | } |
1498 | numamem = acpi_data_push(table_data, sizeof *numamem); | |
04ed3ea8 IM |
1499 | acpi_build_srat_memory(numamem, mem_base, mem_len, i - 1, |
1500 | MEM_AFFINITY_ENABLED); | |
72c194f7 MT |
1501 | } |
1502 | slots = (table_data->len - numa_start) / sizeof *numamem; | |
1503 | for (; slots < guest_info->numa_nodes + 2; slots++) { | |
1504 | numamem = acpi_data_push(table_data, sizeof *numamem); | |
04ed3ea8 | 1505 | acpi_build_srat_memory(numamem, 0, 0, 0, MEM_AFFINITY_NOFLAGS); |
72c194f7 MT |
1506 | } |
1507 | ||
cec65193 IM |
1508 | /* |
1509 | * Entry is required for Windows to enable memory hotplug in OS. | |
1510 | * Memory devices may override proximity set by this entry, | |
1511 | * providing _PXM method if necessary. | |
1512 | */ | |
1513 | if (hotplugabble_address_space_size) { | |
1514 | numamem = acpi_data_push(table_data, sizeof *numamem); | |
1515 | acpi_build_srat_memory(numamem, pcms->hotplug_memory_base, | |
1516 | hotplugabble_address_space_size, 0, | |
1517 | MEM_AFFINITY_HOTPLUGGABLE | | |
1518 | MEM_AFFINITY_ENABLED); | |
1519 | } | |
1520 | ||
72c194f7 MT |
1521 | build_header(linker, table_data, |
1522 | (void *)(table_data->data + srat_start), | |
821e3227 | 1523 | "SRAT", |
72c194f7 MT |
1524 | table_data->len - srat_start, 1); |
1525 | } | |
1526 | ||
1527 | static void | |
1528 | build_mcfg_q35(GArray *table_data, GArray *linker, AcpiMcfgInfo *info) | |
1529 | { | |
1530 | AcpiTableMcfg *mcfg; | |
821e3227 | 1531 | const char *sig; |
72c194f7 MT |
1532 | int len = sizeof(*mcfg) + 1 * sizeof(mcfg->allocation[0]); |
1533 | ||
1534 | mcfg = acpi_data_push(table_data, len); | |
1535 | mcfg->allocation[0].address = cpu_to_le64(info->mcfg_base); | |
1536 | /* Only a single allocation so no need to play with segments */ | |
1537 | mcfg->allocation[0].pci_segment = cpu_to_le16(0); | |
1538 | mcfg->allocation[0].start_bus_number = 0; | |
1539 | mcfg->allocation[0].end_bus_number = PCIE_MMCFG_BUS(info->mcfg_size - 1); | |
1540 | ||
1541 | /* MCFG is used for ECAM which can be enabled or disabled by guest. | |
1542 | * To avoid table size changes (which create migration issues), | |
1543 | * always create the table even if there are no allocations, | |
1544 | * but set the signature to a reserved value in this case. | |
1545 | * ACPI spec requires OSPMs to ignore such tables. | |
1546 | */ | |
1547 | if (info->mcfg_base == PCIE_BASE_ADDR_UNMAPPED) { | |
821e3227 MT |
1548 | /* Reserved signature: ignored by OSPM */ |
1549 | sig = "QEMU"; | |
72c194f7 | 1550 | } else { |
821e3227 | 1551 | sig = "MCFG"; |
72c194f7 MT |
1552 | } |
1553 | build_header(linker, table_data, (void *)mcfg, sig, len, 1); | |
1554 | } | |
1555 | ||
d4eb9119 LT |
1556 | static void |
1557 | build_dmar_q35(GArray *table_data, GArray *linker) | |
1558 | { | |
1559 | int dmar_start = table_data->len; | |
1560 | ||
1561 | AcpiTableDmar *dmar; | |
1562 | AcpiDmarHardwareUnit *drhd; | |
1563 | ||
1564 | dmar = acpi_data_push(table_data, sizeof(*dmar)); | |
1565 | dmar->host_address_width = VTD_HOST_ADDRESS_WIDTH - 1; | |
1566 | dmar->flags = 0; /* No intr_remap for now */ | |
1567 | ||
1568 | /* DMAR Remapping Hardware Unit Definition structure */ | |
1569 | drhd = acpi_data_push(table_data, sizeof(*drhd)); | |
1570 | drhd->type = cpu_to_le16(ACPI_DMAR_TYPE_HARDWARE_UNIT); | |
1571 | drhd->length = cpu_to_le16(sizeof(*drhd)); /* No device scope now */ | |
1572 | drhd->flags = ACPI_DMAR_INCLUDE_PCI_ALL; | |
1573 | drhd->pci_segment = cpu_to_le16(0); | |
1574 | drhd->address = cpu_to_le64(Q35_HOST_BRIDGE_IOMMU_ADDR); | |
1575 | ||
1576 | build_header(linker, table_data, (void *)(table_data->data + dmar_start), | |
1577 | "DMAR", table_data->len - dmar_start, 1); | |
1578 | } | |
1579 | ||
72c194f7 MT |
1580 | static void |
1581 | build_dsdt(GArray *table_data, GArray *linker, AcpiMiscInfo *misc) | |
1582 | { | |
53db092a MT |
1583 | AcpiTableHeader *dsdt; |
1584 | ||
72c194f7 | 1585 | assert(misc->dsdt_code && misc->dsdt_size); |
53db092a | 1586 | |
72c194f7 MT |
1587 | dsdt = acpi_data_push(table_data, misc->dsdt_size); |
1588 | memcpy(dsdt, misc->dsdt_code, misc->dsdt_size); | |
53db092a MT |
1589 | |
1590 | memset(dsdt, 0, sizeof *dsdt); | |
821e3227 | 1591 | build_header(linker, table_data, dsdt, "DSDT", |
53db092a | 1592 | misc->dsdt_size, 1); |
72c194f7 MT |
1593 | } |
1594 | ||
72c194f7 MT |
1595 | static GArray * |
1596 | build_rsdp(GArray *rsdp_table, GArray *linker, unsigned rsdt) | |
1597 | { | |
1598 | AcpiRsdpDescriptor *rsdp = acpi_data_push(rsdp_table, sizeof *rsdp); | |
1599 | ||
d67aadcc | 1600 | bios_linker_loader_alloc(linker, ACPI_BUILD_RSDP_FILE, 16, |
72c194f7 MT |
1601 | true /* fseg memory */); |
1602 | ||
821e3227 | 1603 | memcpy(&rsdp->signature, "RSD PTR ", 8); |
72c194f7 MT |
1604 | memcpy(rsdp->oem_id, ACPI_BUILD_APPNAME6, 6); |
1605 | rsdp->rsdt_physical_address = cpu_to_le32(rsdt); | |
1606 | /* Address to be filled by Guest linker */ | |
1607 | bios_linker_loader_add_pointer(linker, ACPI_BUILD_RSDP_FILE, | |
1608 | ACPI_BUILD_TABLE_FILE, | |
1609 | rsdp_table, &rsdp->rsdt_physical_address, | |
1610 | sizeof rsdp->rsdt_physical_address); | |
1611 | rsdp->checksum = 0; | |
1612 | /* Checksum to be filled by Guest linker */ | |
1613 | bios_linker_loader_add_checksum(linker, ACPI_BUILD_RSDP_FILE, | |
1614 | rsdp, rsdp, sizeof *rsdp, &rsdp->checksum); | |
1615 | ||
1616 | return rsdp_table; | |
1617 | } | |
1618 | ||
72c194f7 MT |
1619 | typedef |
1620 | struct AcpiBuildState { | |
1621 | /* Copy of table in RAM (for patching). */ | |
339240b5 | 1622 | MemoryRegion *table_mr; |
72c194f7 MT |
1623 | /* Is table patched? */ |
1624 | uint8_t patched; | |
1625 | PcGuestInfo *guest_info; | |
d70414a5 | 1626 | void *rsdp; |
339240b5 PB |
1627 | MemoryRegion *rsdp_mr; |
1628 | MemoryRegion *linker_mr; | |
72c194f7 MT |
1629 | } AcpiBuildState; |
1630 | ||
1631 | static bool acpi_get_mcfg(AcpiMcfgInfo *mcfg) | |
1632 | { | |
1633 | Object *pci_host; | |
1634 | QObject *o; | |
72c194f7 | 1635 | |
ca6c1855 | 1636 | pci_host = acpi_get_i386_pci_host(); |
72c194f7 MT |
1637 | g_assert(pci_host); |
1638 | ||
1639 | o = object_property_get_qobject(pci_host, PCIE_HOST_MCFG_BASE, NULL); | |
1640 | if (!o) { | |
1641 | return false; | |
1642 | } | |
1643 | mcfg->mcfg_base = qint_get_int(qobject_to_qint(o)); | |
097a97a6 | 1644 | qobject_decref(o); |
72c194f7 MT |
1645 | |
1646 | o = object_property_get_qobject(pci_host, PCIE_HOST_MCFG_SIZE, NULL); | |
1647 | assert(o); | |
1648 | mcfg->mcfg_size = qint_get_int(qobject_to_qint(o)); | |
097a97a6 | 1649 | qobject_decref(o); |
72c194f7 MT |
1650 | return true; |
1651 | } | |
1652 | ||
d4eb9119 LT |
1653 | static bool acpi_has_iommu(void) |
1654 | { | |
1655 | bool ambiguous; | |
1656 | Object *intel_iommu; | |
1657 | ||
1658 | intel_iommu = object_resolve_path_type("", TYPE_INTEL_IOMMU_DEVICE, | |
1659 | &ambiguous); | |
1660 | return intel_iommu && !ambiguous; | |
1661 | } | |
1662 | ||
72c194f7 MT |
1663 | static |
1664 | void acpi_build(PcGuestInfo *guest_info, AcpiBuildTables *tables) | |
1665 | { | |
1666 | GArray *table_offsets; | |
07fb6176 | 1667 | unsigned facs, ssdt, dsdt, rsdt; |
72c194f7 MT |
1668 | AcpiCpuInfo cpu; |
1669 | AcpiPmInfo pm; | |
1670 | AcpiMiscInfo misc; | |
1671 | AcpiMcfgInfo mcfg; | |
1672 | PcPciInfo pci; | |
1673 | uint8_t *u; | |
07fb6176 | 1674 | size_t aml_len = 0; |
7c2c1fa5 | 1675 | GArray *tables_blob = tables->table_data; |
72c194f7 MT |
1676 | |
1677 | acpi_get_cpu_info(&cpu); | |
1678 | acpi_get_pm_info(&pm); | |
1679 | acpi_get_dsdt(&misc); | |
72c194f7 MT |
1680 | acpi_get_misc_info(&misc); |
1681 | acpi_get_pci_info(&pci); | |
1682 | ||
1683 | table_offsets = g_array_new(false, true /* clear */, | |
1684 | sizeof(uint32_t)); | |
8b310fc4 | 1685 | ACPI_BUILD_DPRINTF("init ACPI tables\n"); |
72c194f7 MT |
1686 | |
1687 | bios_linker_loader_alloc(tables->linker, ACPI_BUILD_TABLE_FILE, | |
1688 | 64 /* Ensure FACS is aligned */, | |
1689 | false /* high memory */); | |
1690 | ||
1691 | /* | |
1692 | * FACS is pointed to by FADT. | |
1693 | * We place it first since it's the only table that has alignment | |
1694 | * requirements. | |
1695 | */ | |
7c2c1fa5 IM |
1696 | facs = tables_blob->len; |
1697 | build_facs(tables_blob, tables->linker, guest_info); | |
72c194f7 MT |
1698 | |
1699 | /* DSDT is pointed to by FADT */ | |
7c2c1fa5 IM |
1700 | dsdt = tables_blob->len; |
1701 | build_dsdt(tables_blob, tables->linker, &misc); | |
72c194f7 | 1702 | |
07fb6176 PB |
1703 | /* Count the size of the DSDT and SSDT, we will need it for legacy |
1704 | * sizing of ACPI tables. | |
1705 | */ | |
7c2c1fa5 | 1706 | aml_len += tables_blob->len - dsdt; |
07fb6176 | 1707 | |
72c194f7 | 1708 | /* ACPI tables pointed to by RSDT */ |
7c2c1fa5 IM |
1709 | acpi_add_table(table_offsets, tables_blob); |
1710 | build_fadt(tables_blob, tables->linker, &pm, facs, dsdt); | |
72c194f7 | 1711 | |
7c2c1fa5 IM |
1712 | ssdt = tables_blob->len; |
1713 | acpi_add_table(table_offsets, tables_blob); | |
1714 | build_ssdt(tables_blob, tables->linker, &cpu, &pm, &misc, &pci, | |
72c194f7 | 1715 | guest_info); |
7c2c1fa5 | 1716 | aml_len += tables_blob->len - ssdt; |
72c194f7 | 1717 | |
7c2c1fa5 IM |
1718 | acpi_add_table(table_offsets, tables_blob); |
1719 | build_madt(tables_blob, tables->linker, &cpu, guest_info); | |
9ac1c4c0 | 1720 | |
72c194f7 | 1721 | if (misc.has_hpet) { |
7c2c1fa5 IM |
1722 | acpi_add_table(table_offsets, tables_blob); |
1723 | build_hpet(tables_blob, tables->linker); | |
711b20b4 | 1724 | } |
5cb18b3d | 1725 | if (misc.tpm_version != TPM_VERSION_UNSPEC) { |
7c2c1fa5 IM |
1726 | acpi_add_table(table_offsets, tables_blob); |
1727 | build_tpm_tcpa(tables_blob, tables->linker, tables->tcpalog); | |
711b20b4 | 1728 | |
7c2c1fa5 | 1729 | acpi_add_table(table_offsets, tables_blob); |
5cb18b3d SB |
1730 | switch (misc.tpm_version) { |
1731 | case TPM_VERSION_1_2: | |
1732 | build_tpm_ssdt(tables_blob, tables->linker); | |
1733 | break; | |
1734 | case TPM_VERSION_2_0: | |
1735 | build_tpm2(tables_blob, tables->linker); | |
1736 | break; | |
1737 | default: | |
1738 | assert(false); | |
1739 | } | |
72c194f7 MT |
1740 | } |
1741 | if (guest_info->numa_nodes) { | |
7c2c1fa5 IM |
1742 | acpi_add_table(table_offsets, tables_blob); |
1743 | build_srat(tables_blob, tables->linker, guest_info); | |
72c194f7 MT |
1744 | } |
1745 | if (acpi_get_mcfg(&mcfg)) { | |
7c2c1fa5 IM |
1746 | acpi_add_table(table_offsets, tables_blob); |
1747 | build_mcfg_q35(tables_blob, tables->linker, &mcfg); | |
72c194f7 | 1748 | } |
d4eb9119 | 1749 | if (acpi_has_iommu()) { |
7c2c1fa5 IM |
1750 | acpi_add_table(table_offsets, tables_blob); |
1751 | build_dmar_q35(tables_blob, tables->linker); | |
d4eb9119 | 1752 | } |
72c194f7 MT |
1753 | |
1754 | /* Add tables supplied by user (if any) */ | |
1755 | for (u = acpi_table_first(); u; u = acpi_table_next(u)) { | |
1756 | unsigned len = acpi_table_len(u); | |
1757 | ||
7c2c1fa5 IM |
1758 | acpi_add_table(table_offsets, tables_blob); |
1759 | g_array_append_vals(tables_blob, u, len); | |
72c194f7 MT |
1760 | } |
1761 | ||
1762 | /* RSDT is pointed to by RSDP */ | |
7c2c1fa5 IM |
1763 | rsdt = tables_blob->len; |
1764 | build_rsdt(tables_blob, tables->linker, table_offsets); | |
72c194f7 MT |
1765 | |
1766 | /* RSDP is in FSEG memory, so allocate it separately */ | |
1767 | build_rsdp(tables->rsdp, tables->linker, rsdt); | |
1768 | ||
07fb6176 | 1769 | /* We'll expose it all to Guest so we want to reduce |
72c194f7 | 1770 | * chance of size changes. |
07fb6176 PB |
1771 | * |
1772 | * We used to align the tables to 4k, but of course this would | |
1773 | * too simple to be enough. 4k turned out to be too small an | |
1774 | * alignment very soon, and in fact it is almost impossible to | |
1775 | * keep the table size stable for all (max_cpus, max_memory_slots) | |
1776 | * combinations. So the table size is always 64k for pc-i440fx-2.1 | |
1777 | * and we give an error if the table grows beyond that limit. | |
1778 | * | |
1779 | * We still have the problem of migrating from "-M pc-i440fx-2.0". For | |
1780 | * that, we exploit the fact that QEMU 2.1 generates _smaller_ tables | |
1781 | * than 2.0 and we can always pad the smaller tables with zeros. We can | |
1782 | * then use the exact size of the 2.0 tables. | |
1783 | * | |
1784 | * All this is for PIIX4, since QEMU 2.0 didn't support Q35 migration. | |
72c194f7 | 1785 | */ |
07fb6176 PB |
1786 | if (guest_info->legacy_acpi_table_size) { |
1787 | /* Subtracting aml_len gives the size of fixed tables. Then add the | |
1788 | * size of the PIIX4 DSDT/SSDT in QEMU 2.0. | |
1789 | */ | |
1790 | int legacy_aml_len = | |
1791 | guest_info->legacy_acpi_table_size + | |
1792 | ACPI_BUILD_LEGACY_CPU_AML_SIZE * max_cpus; | |
1793 | int legacy_table_size = | |
7c2c1fa5 | 1794 | ROUND_UP(tables_blob->len - aml_len + legacy_aml_len, |
07fb6176 | 1795 | ACPI_BUILD_ALIGN_SIZE); |
7c2c1fa5 | 1796 | if (tables_blob->len > legacy_table_size) { |
07fb6176 | 1797 | /* Should happen only with PCI bridges and -M pc-i440fx-2.0. */ |
868270f2 | 1798 | error_report("Warning: migration may not work."); |
07fb6176 | 1799 | } |
7c2c1fa5 | 1800 | g_array_set_size(tables_blob, legacy_table_size); |
07fb6176 | 1801 | } else { |
868270f2 | 1802 | /* Make sure we have a buffer in case we need to resize the tables. */ |
7c2c1fa5 | 1803 | if (tables_blob->len > ACPI_BUILD_TABLE_SIZE / 2) { |
18045fb9 | 1804 | /* As of QEMU 2.1, this fires with 160 VCPUs and 255 memory slots. */ |
868270f2 MT |
1805 | error_report("Warning: ACPI tables are larger than 64k."); |
1806 | error_report("Warning: migration may not work."); | |
1807 | error_report("Warning: please remove CPUs, NUMA nodes, " | |
1808 | "memory slots or PCI bridges."); | |
18045fb9 | 1809 | } |
7c2c1fa5 | 1810 | acpi_align_size(tables_blob, ACPI_BUILD_TABLE_SIZE); |
07fb6176 | 1811 | } |
72c194f7 | 1812 | |
07fb6176 | 1813 | acpi_align_size(tables->linker, ACPI_BUILD_ALIGN_SIZE); |
72c194f7 MT |
1814 | |
1815 | /* Cleanup memory that's no longer used. */ | |
1816 | g_array_free(table_offsets, true); | |
1817 | } | |
1818 | ||
339240b5 | 1819 | static void acpi_ram_update(MemoryRegion *mr, GArray *data) |
42d85900 MT |
1820 | { |
1821 | uint32_t size = acpi_data_len(data); | |
1822 | ||
1823 | /* Make sure RAM size is correct - in case it got changed e.g. by migration */ | |
339240b5 | 1824 | memory_region_ram_resize(mr, size, &error_abort); |
42d85900 | 1825 | |
339240b5 PB |
1826 | memcpy(memory_region_get_ram_ptr(mr), data->data, size); |
1827 | memory_region_set_dirty(mr, 0, size); | |
42d85900 MT |
1828 | } |
1829 | ||
72c194f7 MT |
1830 | static void acpi_build_update(void *build_opaque, uint32_t offset) |
1831 | { | |
1832 | AcpiBuildState *build_state = build_opaque; | |
1833 | AcpiBuildTables tables; | |
1834 | ||
1835 | /* No state to update or already patched? Nothing to do. */ | |
1836 | if (!build_state || build_state->patched) { | |
1837 | return; | |
1838 | } | |
1839 | build_state->patched = 1; | |
1840 | ||
1841 | acpi_build_tables_init(&tables); | |
1842 | ||
1843 | acpi_build(build_state->guest_info, &tables); | |
1844 | ||
339240b5 | 1845 | acpi_ram_update(build_state->table_mr, tables.table_data); |
a1666142 | 1846 | |
42d85900 MT |
1847 | if (build_state->rsdp) { |
1848 | memcpy(build_state->rsdp, tables.rsdp->data, acpi_data_len(tables.rsdp)); | |
1849 | } else { | |
339240b5 | 1850 | acpi_ram_update(build_state->rsdp_mr, tables.rsdp); |
42d85900 | 1851 | } |
ad5b88b1 | 1852 | |
339240b5 | 1853 | acpi_ram_update(build_state->linker_mr, tables.linker); |
72c194f7 MT |
1854 | acpi_build_tables_cleanup(&tables, true); |
1855 | } | |
1856 | ||
1857 | static void acpi_build_reset(void *build_opaque) | |
1858 | { | |
1859 | AcpiBuildState *build_state = build_opaque; | |
1860 | build_state->patched = 0; | |
1861 | } | |
1862 | ||
339240b5 PB |
1863 | static MemoryRegion *acpi_add_rom_blob(AcpiBuildState *build_state, |
1864 | GArray *blob, const char *name, | |
1865 | uint64_t max_size) | |
72c194f7 | 1866 | { |
a1666142 MT |
1867 | return rom_add_blob(name, blob->data, acpi_data_len(blob), max_size, -1, |
1868 | name, acpi_build_update, build_state); | |
72c194f7 MT |
1869 | } |
1870 | ||
1871 | static const VMStateDescription vmstate_acpi_build = { | |
1872 | .name = "acpi_build", | |
1873 | .version_id = 1, | |
1874 | .minimum_version_id = 1, | |
d49805ae | 1875 | .fields = (VMStateField[]) { |
72c194f7 MT |
1876 | VMSTATE_UINT8(patched, AcpiBuildState), |
1877 | VMSTATE_END_OF_LIST() | |
1878 | }, | |
1879 | }; | |
1880 | ||
1881 | void acpi_setup(PcGuestInfo *guest_info) | |
1882 | { | |
1883 | AcpiBuildTables tables; | |
1884 | AcpiBuildState *build_state; | |
1885 | ||
1886 | if (!guest_info->fw_cfg) { | |
8b310fc4 | 1887 | ACPI_BUILD_DPRINTF("No fw cfg. Bailing out.\n"); |
72c194f7 MT |
1888 | return; |
1889 | } | |
1890 | ||
1891 | if (!guest_info->has_acpi_build) { | |
8b310fc4 | 1892 | ACPI_BUILD_DPRINTF("ACPI build disabled. Bailing out.\n"); |
72c194f7 MT |
1893 | return; |
1894 | } | |
1895 | ||
81adc513 | 1896 | if (!acpi_enabled) { |
8b310fc4 | 1897 | ACPI_BUILD_DPRINTF("ACPI disabled. Bailing out.\n"); |
81adc513 MT |
1898 | return; |
1899 | } | |
1900 | ||
72c194f7 MT |
1901 | build_state = g_malloc0(sizeof *build_state); |
1902 | ||
1903 | build_state->guest_info = guest_info; | |
1904 | ||
99fd437d MT |
1905 | acpi_set_pci_info(); |
1906 | ||
72c194f7 MT |
1907 | acpi_build_tables_init(&tables); |
1908 | acpi_build(build_state->guest_info, &tables); | |
1909 | ||
1910 | /* Now expose it all to Guest */ | |
339240b5 | 1911 | build_state->table_mr = acpi_add_rom_blob(build_state, tables.table_data, |
a1666142 MT |
1912 | ACPI_BUILD_TABLE_FILE, |
1913 | ACPI_BUILD_TABLE_MAX_SIZE); | |
339240b5 | 1914 | assert(build_state->table_mr != NULL); |
72c194f7 | 1915 | |
339240b5 | 1916 | build_state->linker_mr = |
6e00619b | 1917 | acpi_add_rom_blob(build_state, tables.linker, "etc/table-loader", 0); |
72c194f7 | 1918 | |
42a5b308 SB |
1919 | fw_cfg_add_file(guest_info->fw_cfg, ACPI_BUILD_TPMLOG_FILE, |
1920 | tables.tcpalog->data, acpi_data_len(tables.tcpalog)); | |
1921 | ||
384fb32e | 1922 | if (!guest_info->rsdp_in_ram) { |
358774d7 IM |
1923 | /* |
1924 | * Keep for compatibility with old machine types. | |
1925 | * Though RSDP is small, its contents isn't immutable, so | |
afaa2e4b | 1926 | * we'll update it along with the rest of tables on guest access. |
358774d7 | 1927 | */ |
afaa2e4b MT |
1928 | uint32_t rsdp_size = acpi_data_len(tables.rsdp); |
1929 | ||
1930 | build_state->rsdp = g_memdup(tables.rsdp->data, rsdp_size); | |
358774d7 IM |
1931 | fw_cfg_add_file_callback(guest_info->fw_cfg, ACPI_BUILD_RSDP_FILE, |
1932 | acpi_build_update, build_state, | |
afaa2e4b | 1933 | build_state->rsdp, rsdp_size); |
339240b5 | 1934 | build_state->rsdp_mr = NULL; |
358774d7 | 1935 | } else { |
42d85900 | 1936 | build_state->rsdp = NULL; |
339240b5 | 1937 | build_state->rsdp_mr = acpi_add_rom_blob(build_state, tables.rsdp, |
42d85900 | 1938 | ACPI_BUILD_RSDP_FILE, 0); |
358774d7 | 1939 | } |
72c194f7 MT |
1940 | |
1941 | qemu_register_reset(acpi_build_reset, build_state); | |
1942 | acpi_build_reset(build_state); | |
1943 | vmstate_register(NULL, 0, &vmstate_acpi_build, build_state); | |
1944 | ||
1945 | /* Cleanup tables but don't free the memory: we track it | |
1946 | * in build_state. | |
1947 | */ | |
1948 | acpi_build_tables_cleanup(&tables, false); | |
1949 | } |