]>
Commit | Line | Data |
---|---|---|
72c194f7 MT |
1 | /* Support for generating ACPI tables and passing them to Guests |
2 | * | |
3 | * Copyright (C) 2008-2010 Kevin O'Connor <kevin@koconnor.net> | |
4 | * Copyright (C) 2006 Fabrice Bellard | |
5 | * Copyright (C) 2013 Red Hat Inc | |
6 | * | |
7 | * Author: Michael S. Tsirkin <mst@redhat.com> | |
8 | * | |
9 | * This program is free software; you can redistribute it and/or modify | |
10 | * it under the terms of the GNU General Public License as published by | |
11 | * the Free Software Foundation; either version 2 of the License, or | |
12 | * (at your option) any later version. | |
13 | ||
14 | * This program is distributed in the hope that it will be useful, | |
15 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
16 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
17 | * GNU General Public License for more details. | |
18 | ||
19 | * You should have received a copy of the GNU General Public License along | |
20 | * with this program; if not, see <http://www.gnu.org/licenses/>. | |
21 | */ | |
22 | ||
b6a0aa05 | 23 | #include "qemu/osdep.h" |
da34e65c | 24 | #include "qapi/error.h" |
15280c36 | 25 | #include "qapi/qmp/qnum.h" |
72c194f7 | 26 | #include "acpi-build.h" |
eb66ffab | 27 | #include "acpi-common.h" |
72c194f7 | 28 | #include "qemu/bitmap.h" |
07fb6176 | 29 | #include "qemu/error-report.h" |
674b0a57 | 30 | #include "hw/pci/pci_bridge.h" |
6e4e3ae9 | 31 | #include "hw/cxl/cxl.h" |
2e5b09fd | 32 | #include "hw/core/cpu.h" |
fcf5ef2a | 33 | #include "target/i386/cpu.h" |
72c194f7 | 34 | #include "hw/timer/hpet.h" |
395e5fb4 | 35 | #include "hw/acpi/acpi-defs.h" |
72c194f7 | 36 | #include "hw/acpi/acpi.h" |
679dd1a9 | 37 | #include "hw/acpi/cpu.h" |
72c194f7 | 38 | #include "hw/nvram/fw_cfg.h" |
0058ae1d | 39 | #include "hw/acpi/bios-linker-loader.h" |
5876d9b5 | 40 | #include "hw/acpi/acpi_aml_interface.h" |
5334bf57 | 41 | #include "hw/input/i8042.h" |
bef3492d | 42 | #include "hw/acpi/memory_hotplug.h" |
711b20b4 SB |
43 | #include "sysemu/tpm.h" |
44 | #include "hw/acpi/tpm.h" | |
d03637bc | 45 | #include "hw/acpi/vmgenid.h" |
8486f12f | 46 | #include "hw/acpi/erst.h" |
2bfd0845 | 47 | #include "hw/acpi/piix4.h" |
5cb18b3d | 48 | #include "sysemu/tpm_backend.h" |
bcdb9064 | 49 | #include "hw/rtc/mc146818rtc_regs.h" |
d6454270 | 50 | #include "migration/vmstate.h" |
2cc0e2e8 | 51 | #include "hw/mem/memory-device.h" |
4b997690 | 52 | #include "hw/mem/nvdimm.h" |
1f3aba37 | 53 | #include "sysemu/numa.h" |
71e8a915 | 54 | #include "sysemu/reset.h" |
6775d15d | 55 | #include "hw/hyperv/vmbus-bridge.h" |
72c194f7 MT |
56 | |
57 | /* Supported chipsets: */ | |
1a6981bb | 58 | #include "hw/southbridge/ich9.h" |
fff123b8 | 59 | #include "hw/southbridge/piix.h" |
99fd437d | 60 | #include "hw/acpi/pcihp.h" |
89a289c7 | 61 | #include "hw/i386/fw_cfg.h" |
71671814 | 62 | #include "hw/i386/pc.h" |
72c194f7 | 63 | #include "hw/pci/pci_bus.h" |
b496a17d | 64 | #include "hw/pci-host/i440fx.h" |
72c194f7 | 65 | #include "hw/pci-host/q35.h" |
1cf5fd57 | 66 | #include "hw/i386/x86-iommu.h" |
72c194f7 | 67 | |
19934e0e | 68 | #include "hw/acpi/aml-build.h" |
82f76c67 | 69 | #include "hw/acpi/utils.h" |
48cefd94 | 70 | #include "hw/acpi/pci.h" |
2a3282c6 | 71 | #include "hw/acpi/cxl.h" |
19934e0e | 72 | |
72c194f7 | 73 | #include "qom/qom-qobject.h" |
fb9f5926 DK |
74 | #include "hw/i386/amd_iommu.h" |
75 | #include "hw/i386/intel_iommu.h" | |
36efa250 | 76 | #include "hw/virtio/virtio-iommu.h" |
72c194f7 | 77 | |
e6f123c3 | 78 | #include "hw/acpi/hmat.h" |
36efa250 | 79 | #include "hw/acpi/viot.h" |
86e91dd7 | 80 | |
8486f12f ED |
81 | #include CONFIG_DEVICES |
82 | ||
07fb6176 PB |
83 | /* These are used to size the ACPI tables for -M pc-i440fx-1.7 and |
84 | * -M pc-i440fx-2.0. Even if the actual amount of AML generated grows | |
85 | * a little bit, there should be plenty of free space since the DSDT | |
86 | * shrunk by ~1.5k between QEMU 2.0 and QEMU 2.1. | |
87 | */ | |
88 | #define ACPI_BUILD_LEGACY_CPU_AML_SIZE 97 | |
89 | #define ACPI_BUILD_ALIGN_SIZE 0x1000 | |
90 | ||
868270f2 | 91 | #define ACPI_BUILD_TABLE_SIZE 0x20000 |
18045fb9 | 92 | |
8b310fc4 GA |
93 | /* #define DEBUG_ACPI_BUILD */ |
94 | #ifdef DEBUG_ACPI_BUILD | |
95 | #define ACPI_BUILD_DPRINTF(fmt, ...) \ | |
96 | do {printf("ACPI_BUILD: " fmt, ## __VA_ARGS__); } while (0) | |
97 | #else | |
98 | #define ACPI_BUILD_DPRINTF(fmt, ...) | |
99 | #endif | |
100 | ||
72c194f7 MT |
101 | typedef struct AcpiPmInfo { |
102 | bool s3_disabled; | |
103 | bool s4_disabled; | |
133a2da4 | 104 | bool pcihp_bridge_en; |
6d837f1f | 105 | bool smi_on_cpuhp; |
892aae74 | 106 | bool smi_on_cpu_unplug; |
df4008c9 | 107 | bool pcihp_root_en; |
72c194f7 | 108 | uint8_t s4_val; |
937d1b58 | 109 | AcpiFadtData fadt; |
ddf1ec2f | 110 | uint16_t cpu_hp_io_base; |
500b11ea IM |
111 | uint16_t pcihp_io_base; |
112 | uint16_t pcihp_io_len; | |
72c194f7 MT |
113 | } AcpiPmInfo; |
114 | ||
115 | typedef struct AcpiMiscInfo { | |
116 | bool has_hpet; | |
11fb99e6 | 117 | #ifdef CONFIG_TPM |
5cb18b3d | 118 | TPMVersion tpm_version; |
11fb99e6 | 119 | #endif |
72c194f7 MT |
120 | } AcpiMiscInfo; |
121 | ||
0fe24669 SB |
122 | typedef struct FwCfgTPMConfig { |
123 | uint32_t tpmppi_address; | |
124 | uint8_t tpm_version; | |
125 | uint8_t tpmppi_version; | |
126 | } QEMU_PACKED FwCfgTPMConfig; | |
127 | ||
4a441836 GH |
128 | static bool acpi_get_mcfg(AcpiMcfgInfo *mcfg); |
129 | ||
5c94b826 KL |
130 | const struct AcpiGenericAddress x86_nvdimm_acpi_dsmio = { |
131 | .space_id = AML_AS_SYSTEM_IO, | |
132 | .address = NVDIMM_ACPI_IO_BASE, | |
133 | .bit_width = NVDIMM_ACPI_IO_LEN << 3 | |
134 | }; | |
135 | ||
0e11fc69 LX |
136 | static void init_common_fadt_data(MachineState *ms, Object *o, |
137 | AcpiFadtData *data) | |
937d1b58 | 138 | { |
33b44fda IY |
139 | X86MachineState *x86ms = X86_MACHINE(ms); |
140 | /* | |
141 | * "ICH9-LPC" or "PIIX4_PM" has "smm-compat" property to keep the old | |
142 | * behavior for compatibility irrelevant to smm_enabled, which doesn't | |
143 | * comforms to ACPI spec. | |
144 | */ | |
145 | bool smm_enabled = object_property_get_bool(o, "smm-compat", NULL) ? | |
146 | true : x86_machine_is_smm_enabled(x86ms); | |
937d1b58 IM |
147 | uint32_t io = object_property_get_uint(o, ACPI_PM_PROP_PM_IO_BASE, NULL); |
148 | AmlAddressSpace as = AML_AS_SYSTEM_IO; | |
149 | AcpiFadtData fadt = { | |
150 | .rev = 3, | |
151 | .flags = | |
152 | (1 << ACPI_FADT_F_WBINVD) | | |
153 | (1 << ACPI_FADT_F_PROC_C1) | | |
154 | (1 << ACPI_FADT_F_SLP_BUTTON) | | |
155 | (1 << ACPI_FADT_F_RTC_S4) | | |
156 | (1 << ACPI_FADT_F_USE_PLATFORM_CLOCK) | | |
157 | /* APIC destination mode ("Flat Logical") has an upper limit of 8 | |
158 | * CPUs for more than 8 CPUs, "Clustered Logical" mode has to be | |
159 | * used | |
160 | */ | |
0e11fc69 LX |
161 | ((ms->smp.max_cpus > 8) ? |
162 | (1 << ACPI_FADT_F_FORCE_APIC_CLUSTER_MODEL) : 0), | |
937d1b58 IM |
163 | .int_model = 1 /* Multiple APIC */, |
164 | .rtc_century = RTC_CENTURY, | |
165 | .plvl2_lat = 0xfff /* C2 state not supported */, | |
166 | .plvl3_lat = 0xfff /* C3 state not supported */, | |
33b44fda | 167 | .smi_cmd = smm_enabled ? ACPI_PORT_SMI_CMD : 0, |
937d1b58 IM |
168 | .sci_int = object_property_get_uint(o, ACPI_PM_PROP_SCI_INT, NULL), |
169 | .acpi_enable_cmd = | |
33b44fda IY |
170 | smm_enabled ? |
171 | object_property_get_uint(o, ACPI_PM_PROP_ACPI_ENABLE_CMD, NULL) : | |
172 | 0, | |
937d1b58 | 173 | .acpi_disable_cmd = |
33b44fda IY |
174 | smm_enabled ? |
175 | object_property_get_uint(o, ACPI_PM_PROP_ACPI_DISABLE_CMD, NULL) : | |
176 | 0, | |
937d1b58 IM |
177 | .pm1a_evt = { .space_id = as, .bit_width = 4 * 8, .address = io }, |
178 | .pm1a_cnt = { .space_id = as, .bit_width = 2 * 8, | |
179 | .address = io + 0x04 }, | |
180 | .pm_tmr = { .space_id = as, .bit_width = 4 * 8, .address = io + 0x08 }, | |
181 | .gpe0_blk = { .space_id = as, .bit_width = | |
182 | object_property_get_uint(o, ACPI_PM_PROP_GPE0_BLK_LEN, NULL) * 8, | |
183 | .address = object_property_get_uint(o, ACPI_PM_PROP_GPE0_BLK, NULL) | |
184 | }, | |
185 | }; | |
5334bf57 LA |
186 | |
187 | /* | |
188 | * ACPI v2, Table 5-10 - Fixed ACPI Description Table Boot Architecture | |
189 | * Flags, bit offset 1 - 8042. | |
190 | */ | |
191 | fadt.iapc_boot_arch = iapc_boot_arch_8042(); | |
192 | ||
937d1b58 IM |
193 | *data = fadt; |
194 | } | |
195 | ||
81c48dd7 PMD |
196 | static Object *object_resolve_type_unambiguous(const char *typename) |
197 | { | |
198 | bool ambig; | |
199 | Object *o = object_resolve_path_type("", typename, &ambig); | |
200 | ||
201 | if (ambig || !o) { | |
202 | return NULL; | |
203 | } | |
204 | return o; | |
205 | } | |
206 | ||
0e11fc69 | 207 | static void acpi_get_pm_info(MachineState *machine, AcpiPmInfo *pm) |
72c194f7 | 208 | { |
81c48dd7 PMD |
209 | Object *piix = object_resolve_type_unambiguous(TYPE_PIIX4_PM); |
210 | Object *lpc = object_resolve_type_unambiguous(TYPE_ICH9_LPC_DEVICE); | |
697155cd | 211 | Object *obj = piix ? piix : lpc; |
72c194f7 | 212 | QObject *o; |
94aaca64 | 213 | pm->cpu_hp_io_base = 0; |
500b11ea IM |
214 | pm->pcihp_io_base = 0; |
215 | pm->pcihp_io_len = 0; | |
6d837f1f | 216 | pm->smi_on_cpuhp = false; |
892aae74 | 217 | pm->smi_on_cpu_unplug = false; |
937d1b58 | 218 | |
6fa5171f | 219 | assert(obj); |
a0628599 | 220 | init_common_fadt_data(machine, obj, &pm->fadt); |
72c194f7 | 221 | if (piix) { |
3a3fcc75 | 222 | /* w2k requires FADT(rev1) or it won't boot, keep PC compatible */ |
937d1b58 | 223 | pm->fadt.rev = 1; |
ddf1ec2f | 224 | pm->cpu_hp_io_base = PIIX4_CPU_HOTPLUG_IO_BASE; |
72c194f7 MT |
225 | } |
226 | if (lpc) { | |
6d837f1f IM |
227 | uint64_t smi_features = object_property_get_uint(lpc, |
228 | ICH9_LPC_SMI_NEGOTIATED_FEAT_PROP, NULL); | |
937d1b58 IM |
229 | struct AcpiGenericAddress r = { .space_id = AML_AS_SYSTEM_IO, |
230 | .bit_width = 8, .address = ICH9_RST_CNT_IOPORT }; | |
231 | pm->fadt.reset_reg = r; | |
232 | pm->fadt.reset_val = 0xf; | |
233 | pm->fadt.flags |= 1 << ACPI_FADT_F_RESET_REG_SUP; | |
ddf1ec2f | 234 | pm->cpu_hp_io_base = ICH9_CPU_HOTPLUG_IO_BASE; |
6d837f1f IM |
235 | pm->smi_on_cpuhp = |
236 | !!(smi_features & BIT_ULL(ICH9_LPC_SMI_F_CPU_HOTPLUG_BIT)); | |
892aae74 IM |
237 | pm->smi_on_cpu_unplug = |
238 | !!(smi_features & BIT_ULL(ICH9_LPC_SMI_F_CPU_HOT_UNPLUG_BIT)); | |
72c194f7 | 239 | } |
caf108bc JS |
240 | pm->pcihp_io_base = |
241 | object_property_get_uint(obj, ACPI_PCIHP_IO_BASE_PROP, NULL); | |
242 | pm->pcihp_io_len = | |
243 | object_property_get_uint(obj, ACPI_PCIHP_IO_LEN_PROP, NULL); | |
72c194f7 | 244 | |
937d1b58 IM |
245 | /* The above need not be conditional on machine type because the reset port |
246 | * happens to be the same on PIIX (pc) and ICH9 (q35). */ | |
0063454a | 247 | QEMU_BUILD_BUG_ON(ICH9_RST_CNT_IOPORT != PIIX_RCR_IOPORT); |
937d1b58 | 248 | |
72c194f7 MT |
249 | /* Fill in optional s3/s4 related properties */ |
250 | o = object_property_get_qobject(obj, ACPI_PM_PROP_S3_DISABLED, NULL); | |
251 | if (o) { | |
7dc847eb | 252 | pm->s3_disabled = qnum_get_uint(qobject_to(QNum, o)); |
72c194f7 MT |
253 | } else { |
254 | pm->s3_disabled = false; | |
255 | } | |
cb3e7f08 | 256 | qobject_unref(o); |
72c194f7 MT |
257 | o = object_property_get_qobject(obj, ACPI_PM_PROP_S4_DISABLED, NULL); |
258 | if (o) { | |
7dc847eb | 259 | pm->s4_disabled = qnum_get_uint(qobject_to(QNum, o)); |
72c194f7 MT |
260 | } else { |
261 | pm->s4_disabled = false; | |
262 | } | |
cb3e7f08 | 263 | qobject_unref(o); |
72c194f7 MT |
264 | o = object_property_get_qobject(obj, ACPI_PM_PROP_S4_VAL, NULL); |
265 | if (o) { | |
7dc847eb | 266 | pm->s4_val = qnum_get_uint(qobject_to(QNum, o)); |
72c194f7 MT |
267 | } else { |
268 | pm->s4_val = false; | |
269 | } | |
cb3e7f08 | 270 | qobject_unref(o); |
72c194f7 | 271 | |
133a2da4 | 272 | pm->pcihp_bridge_en = |
aa29466b | 273 | object_property_get_bool(obj, ACPI_PM_PROP_ACPI_PCIHP_BRIDGE, |
133a2da4 | 274 | NULL); |
df4008c9 | 275 | pm->pcihp_root_en = |
aa29466b | 276 | object_property_get_bool(obj, ACPI_PM_PROP_ACPI_PCI_ROOTHP, |
df4008c9 | 277 | NULL); |
72c194f7 MT |
278 | } |
279 | ||
72c194f7 MT |
280 | static void acpi_get_misc_info(AcpiMiscInfo *info) |
281 | { | |
282 | info->has_hpet = hpet_find(); | |
11fb99e6 | 283 | #ifdef CONFIG_TPM |
3dfd5a2a | 284 | info->tpm_version = tpm_get_version(tpm_find()); |
11fb99e6 | 285 | #endif |
72c194f7 MT |
286 | } |
287 | ||
ca6c1855 MA |
288 | /* |
289 | * Because of the PXB hosts we cannot simply query TYPE_PCI_HOST_BRIDGE. | |
290 | * On i386 arch we only have two pci hosts, so we can look only for them. | |
291 | */ | |
c0e427d6 | 292 | Object *acpi_get_i386_pci_host(void) |
ca6c1855 MA |
293 | { |
294 | PCIHostState *host; | |
295 | ||
b914e741 | 296 | host = PCI_HOST_BRIDGE(object_resolve_path("/machine/i440fx", NULL)); |
ca6c1855 | 297 | if (!host) { |
b914e741 | 298 | host = PCI_HOST_BRIDGE(object_resolve_path("/machine/q35", NULL)); |
ca6c1855 MA |
299 | } |
300 | ||
301 | return OBJECT(host); | |
302 | } | |
303 | ||
01c9742d | 304 | static void acpi_get_pci_holes(Range *hole, Range *hole64) |
72c194f7 MT |
305 | { |
306 | Object *pci_host; | |
72c194f7 | 307 | |
ca6c1855 | 308 | pci_host = acpi_get_i386_pci_host(); |
c0e427d6 JS |
309 | |
310 | if (!pci_host) { | |
311 | return; | |
312 | } | |
72c194f7 | 313 | |
a0efbf16 | 314 | range_set_bounds1(hole, |
60555365 MAL |
315 | object_property_get_uint(pci_host, |
316 | PCI_HOST_PROP_PCI_HOLE_START, | |
317 | NULL), | |
318 | object_property_get_uint(pci_host, | |
319 | PCI_HOST_PROP_PCI_HOLE_END, | |
320 | NULL)); | |
a0efbf16 | 321 | range_set_bounds1(hole64, |
60555365 MAL |
322 | object_property_get_uint(pci_host, |
323 | PCI_HOST_PROP_PCI_HOLE64_START, | |
324 | NULL), | |
325 | object_property_get_uint(pci_host, | |
326 | PCI_HOST_PROP_PCI_HOLE64_END, | |
327 | NULL)); | |
72c194f7 MT |
328 | } |
329 | ||
72c194f7 MT |
330 | static void acpi_align_size(GArray *blob, unsigned align) |
331 | { | |
332 | /* Align size to multiple of given size. This reduces the chance | |
333 | * we need to change size in the future (breaking cross version migration). | |
334 | */ | |
134d42d6 | 335 | g_array_set_size(blob, ROUND_UP(acpi_data_len(blob), align)); |
72c194f7 MT |
336 | } |
337 | ||
cf68410b IM |
338 | /* |
339 | * ACPI spec 1.0b, | |
340 | * 5.2.6 Firmware ACPI Control Structure | |
341 | */ | |
72c194f7 | 342 | static void |
009180bd | 343 | build_facs(GArray *table_data) |
72c194f7 | 344 | { |
cf68410b IM |
345 | const char *sig = "FACS"; |
346 | const uint8_t reserved[40] = {}; | |
347 | ||
348 | g_array_append_vals(table_data, sig, 4); /* Signature */ | |
349 | build_append_int_noprefix(table_data, 64, 4); /* Length */ | |
350 | build_append_int_noprefix(table_data, 0, 4); /* Hardware Signature */ | |
351 | build_append_int_noprefix(table_data, 0, 4); /* Firmware Waking Vector */ | |
352 | build_append_int_noprefix(table_data, 0, 4); /* Global Lock */ | |
353 | build_append_int_noprefix(table_data, 0, 4); /* Flags */ | |
354 | g_array_append_vals(table_data, reserved, 40); /* Reserved */ | |
72c194f7 MT |
355 | } |
356 | ||
5840a163 IM |
357 | Aml *aml_pci_device_dsm(void) |
358 | { | |
359 | Aml *method; | |
360 | ||
361 | method = aml_method("_DSM", 4, AML_SERIALIZED); | |
362 | { | |
363 | Aml *params = aml_local(0); | |
364 | Aml *pkg = aml_package(2); | |
44d975ef IM |
365 | aml_append(pkg, aml_int(0)); |
366 | aml_append(pkg, aml_int(0)); | |
5840a163 | 367 | aml_append(method, aml_store(pkg, params)); |
44d975ef IM |
368 | aml_append(method, |
369 | aml_store(aml_name("BSEL"), aml_index(params, aml_int(0)))); | |
370 | aml_append(method, | |
371 | aml_store(aml_name("ASUN"), aml_index(params, aml_int(1)))); | |
5840a163 IM |
372 | aml_append(method, |
373 | aml_return(aml_call5("PDSM", aml_arg(0), aml_arg(1), | |
374 | aml_arg(2), aml_arg(3), params)) | |
375 | ); | |
376 | } | |
377 | return method; | |
378 | } | |
379 | ||
0a4584fc IM |
380 | static void build_append_pci_dsm_func0_common(Aml *ctx, Aml *retvar) |
381 | { | |
382 | Aml *UUID, *ifctx1; | |
383 | uint8_t byte_list[1] = { 0 }; /* nothing supported yet */ | |
384 | ||
385 | aml_append(ctx, aml_store(aml_buffer(1, byte_list), retvar)); | |
386 | /* | |
387 | * PCI Firmware Specification 3.1 | |
388 | * 4.6. _DSM Definitions for PCI | |
389 | */ | |
390 | UUID = aml_touuid("E5C937D0-3553-4D7A-9117-EA4D19C3434D"); | |
391 | ifctx1 = aml_if(aml_lnot(aml_equal(aml_arg(0), UUID))); | |
392 | { | |
393 | /* call is for unsupported UUID, bail out */ | |
394 | aml_append(ifctx1, aml_return(retvar)); | |
395 | } | |
396 | aml_append(ctx, ifctx1); | |
397 | ||
398 | ifctx1 = aml_if(aml_lless(aml_arg(1), aml_int(2))); | |
399 | { | |
400 | /* call is for unsupported REV, bail out */ | |
401 | aml_append(ifctx1, aml_return(retvar)); | |
402 | } | |
403 | aml_append(ctx, ifctx1); | |
404 | } | |
405 | ||
fe0d5f53 IM |
406 | static Aml *aml_pci_edsm(void) |
407 | { | |
408 | Aml *method, *ifctx; | |
409 | Aml *zero = aml_int(0); | |
410 | Aml *func = aml_arg(2); | |
411 | Aml *ret = aml_local(0); | |
412 | Aml *aidx = aml_local(1); | |
413 | Aml *params = aml_arg(4); | |
414 | ||
415 | method = aml_method("EDSM", 5, AML_SERIALIZED); | |
416 | ||
417 | /* get supported functions */ | |
418 | ifctx = aml_if(aml_equal(func, zero)); | |
419 | { | |
420 | /* 1: have supported functions */ | |
421 | /* 7: support for function 7 */ | |
422 | const uint8_t caps = 1 | BIT(7); | |
423 | build_append_pci_dsm_func0_common(ifctx, ret); | |
424 | aml_append(ifctx, aml_store(aml_int(caps), aml_index(ret, zero))); | |
425 | aml_append(ifctx, aml_return(ret)); | |
426 | } | |
427 | aml_append(method, ifctx); | |
428 | ||
429 | /* handle specific functions requests */ | |
430 | /* | |
431 | * PCI Firmware Specification 3.1 | |
432 | * 4.6.7. _DSM for Naming a PCI or PCI Express Device Under | |
433 | * Operating Systems | |
434 | */ | |
435 | ifctx = aml_if(aml_equal(func, aml_int(7))); | |
436 | { | |
437 | Aml *pkg = aml_package(2); | |
438 | aml_append(pkg, zero); | |
439 | /* optional, if not impl. should return null string */ | |
440 | aml_append(pkg, aml_string("%s", "")); | |
441 | aml_append(ifctx, aml_store(pkg, ret)); | |
442 | ||
443 | /* | |
444 | * IASL is fine when initializing Package with computational data, | |
445 | * however it makes guest unhappy /it fails to process such AML/. | |
446 | * So use runtime assignment to set acpi-index after initializer | |
447 | * to make OSPM happy. | |
448 | */ | |
449 | aml_append(ifctx, | |
450 | aml_store(aml_derefof(aml_index(params, aml_int(0))), aidx)); | |
451 | aml_append(ifctx, aml_store(aidx, aml_index(ret, zero))); | |
452 | aml_append(ifctx, aml_return(ret)); | |
453 | } | |
454 | aml_append(method, ifctx); | |
455 | ||
456 | return method; | |
457 | } | |
0a4584fc | 458 | |
7fb1d738 IM |
459 | static Aml *aml_pci_static_endpoint_dsm(PCIDevice *pdev) |
460 | { | |
461 | Aml *method; | |
462 | ||
463 | g_assert(pdev->acpi_index != 0); | |
464 | method = aml_method("_DSM", 4, AML_SERIALIZED); | |
465 | { | |
466 | Aml *params = aml_local(0); | |
467 | Aml *pkg = aml_package(1); | |
468 | aml_append(pkg, aml_int(pdev->acpi_index)); | |
469 | aml_append(method, aml_store(pkg, params)); | |
470 | aml_append(method, | |
471 | aml_return(aml_call5("EDSM", aml_arg(0), aml_arg(1), | |
472 | aml_arg(2), aml_arg(3), params)) | |
473 | ); | |
474 | } | |
475 | return method; | |
476 | } | |
477 | ||
62b52c26 | 478 | static void build_append_pcihp_notify_entry(Aml *method, int slot) |
99fd437d | 479 | { |
62b52c26 IM |
480 | Aml *if_ctx; |
481 | int32_t devfn = PCI_DEVFN(slot, 0); | |
482 | ||
5530427f | 483 | if_ctx = aml_if(aml_and(aml_arg(0), aml_int(0x1U << slot), NULL)); |
62b52c26 IM |
484 | aml_append(if_ctx, aml_notify(aml_name("S%.02X", devfn), aml_arg(1))); |
485 | aml_append(method, if_ctx); | |
99fd437d MT |
486 | } |
487 | ||
6fe5518e | 488 | static bool is_devfn_ignored_generic(const int devfn, const PCIBus *bus) |
a06c15a3 IM |
489 | { |
490 | const PCIDevice *pdev = bus->devices[devfn]; | |
491 | ||
6fe5518e IM |
492 | if (PCI_FUNC(devfn)) { |
493 | if (IS_PCI_BRIDGE(pdev)) { | |
494 | /* | |
495 | * Ignore only hotplugged PCI bridges on !0 functions, but | |
496 | * allow describing cold plugged bridges on all functions | |
497 | */ | |
498 | if (DEVICE(pdev)->hotplugged) { | |
a06c15a3 IM |
499 | return true; |
500 | } | |
501 | } | |
6fe5518e IM |
502 | } |
503 | return false; | |
504 | } | |
505 | ||
506 | static bool is_devfn_ignored_hotplug(const int devfn, const PCIBus *bus) | |
507 | { | |
64a55106 IM |
508 | PCIDevice *pdev = bus->devices[devfn]; |
509 | if (pdev) { | |
510 | return is_devfn_ignored_generic(devfn, bus) || | |
17f4cedb | 511 | !DEVICE_GET_CLASS(pdev)->hotpluggable || |
64a55106 IM |
512 | /* Cold plugged bridges aren't themselves hot-pluggable */ |
513 | (IS_PCI_BRIDGE(pdev) && !DEVICE(pdev)->hotplugged); | |
a06c15a3 | 514 | } else { /* non populated slots */ |
6fe5518e | 515 | /* |
a06c15a3 IM |
516 | * hotplug is supported only for non-multifunction device |
517 | * so generate device description only for function 0 | |
518 | */ | |
6fe5518e | 519 | if (PCI_FUNC(devfn) || |
a06c15a3 IM |
520 | (pci_bus_is_express(bus) && PCI_SLOT(devfn) > 0)) { |
521 | return true; | |
522 | } | |
523 | } | |
524 | return false; | |
525 | } | |
526 | ||
02c10613 | 527 | void build_append_pcihp_slots(Aml *parent_scope, PCIBus *bus) |
99fd437d | 528 | { |
d7346e61 | 529 | int devfn; |
6fe5518e | 530 | Aml *dev, *notify_method = NULL, *method; |
62dd55fc IM |
531 | QObject *bsel = object_property_get_qobject(OBJECT(bus), |
532 | ACPI_PCIHP_PROP_BSEL, NULL); | |
6fe5518e | 533 | uint64_t bsel_val = qnum_get_uint(qobject_to(QNum, bsel)); |
62dd55fc | 534 | qobject_unref(bsel); |
133a2da4 | 535 | |
6fe5518e IM |
536 | aml_append(parent_scope, aml_name_decl("BSEL", aml_int(bsel_val))); |
537 | notify_method = aml_method("DVNT", 2, AML_NOTSERIALIZED); | |
99fd437d | 538 | |
d7346e61 | 539 | for (devfn = 0; devfn < ARRAY_SIZE(bus->devices); devfn++) { |
d7346e61 | 540 | int slot = PCI_SLOT(devfn); |
6fe5518e | 541 | int adr = slot << 16 | PCI_FUNC(devfn); |
99fd437d | 542 | |
6fe5518e | 543 | if (is_devfn_ignored_hotplug(devfn, bus)) { |
a06c15a3 IM |
544 | continue; |
545 | } | |
3216ab2a | 546 | |
17f4cedb | 547 | if (bus->devices[devfn]) { |
6fe5518e IM |
548 | dev = aml_scope("S%.02X", devfn); |
549 | } else { | |
550 | dev = aml_device("S%.02X", devfn); | |
551 | aml_append(dev, aml_name_decl("_ADR", aml_int(adr))); | |
d7346e61 IM |
552 | } |
553 | ||
6fe5518e IM |
554 | /* |
555 | * Can't declare _SUN here for every device as it changes 'slot' | |
556 | * enumeration order in linux kernel, so use another variable for it | |
557 | */ | |
558 | aml_append(dev, aml_name_decl("ASUN", aml_int(slot))); | |
559 | aml_append(dev, aml_pci_device_dsm()); | |
62b52c26 | 560 | |
17f4cedb IM |
561 | aml_append(dev, aml_name_decl("_SUN", aml_int(slot))); |
562 | /* add _EJ0 to make slot hotpluggable */ | |
563 | method = aml_method("_EJ0", 1, AML_NOTSERIALIZED); | |
564 | aml_append(method, | |
565 | aml_call2("PCEJ", aml_name("BSEL"), aml_name("_SUN")) | |
566 | ); | |
567 | aml_append(dev, method); | |
3216ab2a | 568 | |
17f4cedb | 569 | build_append_pcihp_notify_entry(notify_method, slot); |
3216ab2a | 570 | |
d7346e61 | 571 | /* device descriptor has been composed, add it into parent context */ |
62b52c26 | 572 | aml_append(parent_scope, dev); |
8dcf525a | 573 | } |
6fe5518e IM |
574 | aml_append(parent_scope, notify_method); |
575 | } | |
576 | ||
577 | void build_append_pci_bus_devices(Aml *parent_scope, PCIBus *bus) | |
578 | { | |
6fe5518e IM |
579 | int devfn; |
580 | Aml *dev; | |
581 | ||
6fe5518e IM |
582 | for (devfn = 0; devfn < ARRAY_SIZE(bus->devices); devfn++) { |
583 | /* ACPI spec: 1.0b: Table 6-2 _ADR Object Bus Types, PCI type */ | |
584 | int adr = PCI_SLOT(devfn) << 16 | PCI_FUNC(devfn); | |
17f4cedb | 585 | PCIDevice *pdev = bus->devices[devfn]; |
6fe5518e | 586 | |
17f4cedb | 587 | if (!pdev || is_devfn_ignored_generic(devfn, bus)) { |
6fe5518e IM |
588 | continue; |
589 | } | |
590 | ||
591 | /* start to compose PCI device descriptor */ | |
592 | dev = aml_device("S%.02X", devfn); | |
593 | aml_append(dev, aml_name_decl("_ADR", aml_int(adr))); | |
594 | ||
595 | call_dev_aml_func(DEVICE(bus->devices[devfn]), dev); | |
7fb1d738 | 596 | /* add _DSM if device has acpi-index set */ |
419233b2 | 597 | if (pdev->acpi_index && |
7fb1d738 IM |
598 | !object_property_get_bool(OBJECT(pdev), "hotpluggable", |
599 | &error_abort)) { | |
600 | aml_append(dev, aml_pci_static_endpoint_dsm(pdev)); | |
601 | } | |
6fe5518e IM |
602 | |
603 | /* device descriptor has been composed, add it into parent context */ | |
604 | aml_append(parent_scope, dev); | |
605 | } | |
ddab4d3f IM |
606 | } |
607 | ||
219e638f | 608 | static bool build_append_notfication_callback(Aml *parent_scope, |
ddab4d3f IM |
609 | const PCIBus *bus) |
610 | { | |
611 | Aml *method; | |
612 | PCIBus *sec; | |
613 | QObject *bsel; | |
219e638f | 614 | int nr_notifiers = 0; |
11215a34 | 615 | GQueue *pcnt_bus_list = g_queue_new(); |
ddab4d3f IM |
616 | |
617 | QLIST_FOREACH(sec, &bus->child, sibling) { | |
618 | Aml *br_scope = aml_scope("S%.02X", sec->parent_dev->devfn); | |
11215a34 | 619 | if (pci_bus_is_root(sec)) { |
ddab4d3f IM |
620 | continue; |
621 | } | |
219e638f IM |
622 | nr_notifiers = nr_notifiers + |
623 | build_append_notfication_callback(br_scope, sec); | |
11215a34 IM |
624 | /* |
625 | * add new child scope to parent | |
626 | * and keep track of bus that have PCNT, | |
627 | * bus list is used later to call children PCNTs from this level PCNT | |
628 | */ | |
629 | if (nr_notifiers) { | |
630 | g_queue_push_tail(pcnt_bus_list, sec); | |
631 | aml_append(parent_scope, br_scope); | |
632 | } | |
ddab4d3f IM |
633 | } |
634 | ||
19f5052c IM |
635 | /* |
636 | * Append PCNT method to notify about events on local and child buses. | |
ddab4d3f IM |
637 | * ps: hostbridge might not have hotplug (bsel) enabled but might have |
638 | * child bridges that do have bsel. | |
72c194f7 | 639 | */ |
19f5052c | 640 | method = aml_method("PCNT", 0, AML_NOTSERIALIZED); |
811c74fb | 641 | |
19f5052c | 642 | /* If bus supports hotplug select it and notify about local events */ |
ddab4d3f | 643 | bsel = object_property_get_qobject(OBJECT(bus), ACPI_PCIHP_PROP_BSEL, NULL); |
19f5052c IM |
644 | if (bsel) { |
645 | uint64_t bsel_val = qnum_get_uint(qobject_to(QNum, bsel)); | |
99fd437d | 646 | |
19f5052c IM |
647 | aml_append(method, aml_store(aml_int(bsel_val), aml_name("BNUM"))); |
648 | aml_append(method, aml_call2("DVNT", aml_name("PCIU"), | |
649 | aml_int(1))); /* Device Check */ | |
650 | aml_append(method, aml_call2("DVNT", aml_name("PCID"), | |
651 | aml_int(3))); /* Eject Request */ | |
219e638f | 652 | nr_notifiers++; |
19f5052c | 653 | } |
c99cb18e | 654 | |
19f5052c | 655 | /* Notify about child bus events in any case */ |
11215a34 | 656 | while ((sec = g_queue_pop_head(pcnt_bus_list))) { |
19f5052c | 657 | aml_append(method, aml_name("^S%.02X.PCNT", sec->parent_dev->devfn)); |
df4008c9 | 658 | } |
19f5052c IM |
659 | |
660 | aml_append(parent_scope, method); | |
cb3e7f08 | 661 | qobject_unref(bsel); |
11215a34 | 662 | g_queue_free(pcnt_bus_list); |
219e638f | 663 | return !!nr_notifiers; |
72c194f7 MT |
664 | } |
665 | ||
5840a163 | 666 | static Aml *aml_pci_pdsm(void) |
b7f23f62 | 667 | { |
0a4584fc | 668 | Aml *method, *ifctx, *ifctx1; |
a12cf692 IM |
669 | Aml *ret = aml_local(0); |
670 | Aml *caps = aml_local(1); | |
671 | Aml *acpi_index = aml_local(2); | |
b7f23f62 | 672 | Aml *zero = aml_int(0); |
a12cf692 | 673 | Aml *one = aml_int(1); |
b7f23f62 | 674 | Aml *func = aml_arg(2); |
467d099a IM |
675 | Aml *params = aml_arg(4); |
676 | Aml *bnum = aml_derefof(aml_index(params, aml_int(0))); | |
677 | Aml *sunum = aml_derefof(aml_index(params, aml_int(1))); | |
b7f23f62 | 678 | |
467d099a | 679 | method = aml_method("PDSM", 5, AML_SERIALIZED); |
b7f23f62 | 680 | |
a12cf692 IM |
681 | /* get supported functions */ |
682 | ifctx = aml_if(aml_equal(func, zero)); | |
683 | { | |
0a4584fc | 684 | build_append_pci_dsm_func0_common(ifctx, ret); |
a12cf692 | 685 | |
0a4584fc | 686 | aml_append(ifctx, aml_store(zero, caps)); |
a12cf692 IM |
687 | aml_append(ifctx, |
688 | aml_store(aml_call2("AIDX", bnum, sunum), acpi_index)); | |
689 | /* | |
690 | * advertise function 7 if device has acpi-index | |
691 | * acpi_index values: | |
692 | * 0: not present (default value) | |
693 | * FFFFFFFF: not supported (old QEMU without PIDX reg) | |
694 | * other: device's acpi-index | |
695 | */ | |
696 | ifctx1 = aml_if(aml_lnot( | |
697 | aml_or(aml_equal(acpi_index, zero), | |
698 | aml_equal(acpi_index, aml_int(0xFFFFFFFF)), NULL) | |
699 | )); | |
700 | { | |
701 | /* have supported functions */ | |
702 | aml_append(ifctx1, aml_or(caps, one, caps)); | |
703 | /* support for function 7 */ | |
704 | aml_append(ifctx1, | |
705 | aml_or(caps, aml_shiftleft(one, aml_int(7)), caps)); | |
706 | } | |
707 | aml_append(ifctx, ifctx1); | |
708 | ||
709 | aml_append(ifctx, aml_store(caps, aml_index(ret, zero))); | |
710 | aml_append(ifctx, aml_return(ret)); | |
711 | } | |
712 | aml_append(method, ifctx); | |
713 | ||
714 | /* handle specific functions requests */ | |
b7f23f62 IM |
715 | /* |
716 | * PCI Firmware Specification 3.1 | |
a12cf692 IM |
717 | * 4.6.7. _DSM for Naming a PCI or PCI Express Device Under |
718 | * Operating Systems | |
b7f23f62 | 719 | */ |
a12cf692 | 720 | ifctx = aml_if(aml_equal(func, aml_int(7))); |
b7f23f62 | 721 | { |
a12cf692 IM |
722 | Aml *pkg = aml_package(2); |
723 | ||
724 | aml_append(pkg, zero); | |
725 | /* | |
726 | * optional, if not impl. should return null string | |
727 | */ | |
728 | aml_append(pkg, aml_string("%s", "")); | |
729 | aml_append(ifctx, aml_store(pkg, ret)); | |
730 | ||
731 | aml_append(ifctx, aml_store(aml_call2("AIDX", bnum, sunum), acpi_index)); | |
732 | /* | |
733 | * update acpi-index to actual value | |
734 | */ | |
735 | aml_append(ifctx, aml_store(acpi_index, aml_index(ret, zero))); | |
467d099a | 736 | aml_append(ifctx, aml_return(ret)); |
b7f23f62 | 737 | } |
a12cf692 | 738 | |
b7f23f62 IM |
739 | aml_append(method, ifctx); |
740 | return method; | |
741 | } | |
742 | ||
196e2137 IM |
743 | /** |
744 | * build_prt_entry: | |
745 | * @link_name: link name for PCI route entry | |
746 | * | |
747 | * build AML package containing a PCI route entry for @link_name | |
748 | */ | |
749 | static Aml *build_prt_entry(const char *link_name) | |
750 | { | |
751 | Aml *a_zero = aml_int(0); | |
752 | Aml *pkg = aml_package(4); | |
753 | aml_append(pkg, a_zero); | |
754 | aml_append(pkg, a_zero); | |
755 | aml_append(pkg, aml_name("%s", link_name)); | |
756 | aml_append(pkg, a_zero); | |
757 | return pkg; | |
758 | } | |
759 | ||
0d8935e3 MA |
760 | /* |
761 | * initialize_route - Initialize the interrupt routing rule | |
762 | * through a specific LINK: | |
763 | * if (lnk_idx == idx) | |
764 | * route using link 'link_name' | |
765 | */ | |
766 | static Aml *initialize_route(Aml *route, const char *link_name, | |
767 | Aml *lnk_idx, int idx) | |
768 | { | |
769 | Aml *if_ctx = aml_if(aml_equal(lnk_idx, aml_int(idx))); | |
196e2137 | 770 | Aml *pkg = build_prt_entry(link_name); |
0d8935e3 | 771 | |
0d8935e3 MA |
772 | aml_append(if_ctx, aml_store(pkg, route)); |
773 | ||
774 | return if_ctx; | |
775 | } | |
776 | ||
777 | /* | |
778 | * build_prt - Define interrupt rounting rules | |
779 | * | |
780 | * Returns an array of 128 routes, one for each device, | |
781 | * based on device location. | |
bad5cfcd | 782 | * The main goal is to equally distribute the interrupts |
0d8935e3 MA |
783 | * over the 4 existing ACPI links (works only for i440fx). |
784 | * The hash function is (slot + pin) & 3 -> "LNK[D|A|B|C]". | |
785 | * | |
786 | */ | |
196e2137 | 787 | static Aml *build_prt(bool is_pci0_prt) |
0d8935e3 MA |
788 | { |
789 | Aml *method, *while_ctx, *pin, *res; | |
790 | ||
4dbfc881 | 791 | method = aml_method("_PRT", 0, AML_NOTSERIALIZED); |
0d8935e3 MA |
792 | res = aml_local(0); |
793 | pin = aml_local(1); | |
794 | aml_append(method, aml_store(aml_package(128), res)); | |
795 | aml_append(method, aml_store(aml_int(0), pin)); | |
796 | ||
797 | /* while (pin < 128) */ | |
798 | while_ctx = aml_while(aml_lless(pin, aml_int(128))); | |
799 | { | |
800 | Aml *slot = aml_local(2); | |
801 | Aml *lnk_idx = aml_local(3); | |
802 | Aml *route = aml_local(4); | |
803 | ||
804 | /* slot = pin >> 2 */ | |
805 | aml_append(while_ctx, | |
c360639a | 806 | aml_store(aml_shiftright(pin, aml_int(2), NULL), slot)); |
0d8935e3 MA |
807 | /* lnk_idx = (slot + pin) & 3 */ |
808 | aml_append(while_ctx, | |
5530427f IM |
809 | aml_store(aml_and(aml_add(pin, slot, NULL), aml_int(3), NULL), |
810 | lnk_idx)); | |
0d8935e3 MA |
811 | |
812 | /* route[2] = "LNK[D|A|B|C]", selection based on pin % 3 */ | |
813 | aml_append(while_ctx, initialize_route(route, "LNKD", lnk_idx, 0)); | |
196e2137 IM |
814 | if (is_pci0_prt) { |
815 | Aml *if_device_1, *if_pin_4, *else_pin_4; | |
816 | ||
817 | /* device 1 is the power-management device, needs SCI */ | |
818 | if_device_1 = aml_if(aml_equal(lnk_idx, aml_int(1))); | |
819 | { | |
820 | if_pin_4 = aml_if(aml_equal(pin, aml_int(4))); | |
821 | { | |
822 | aml_append(if_pin_4, | |
823 | aml_store(build_prt_entry("LNKS"), route)); | |
824 | } | |
825 | aml_append(if_device_1, if_pin_4); | |
826 | else_pin_4 = aml_else(); | |
827 | { | |
828 | aml_append(else_pin_4, | |
829 | aml_store(build_prt_entry("LNKA"), route)); | |
830 | } | |
831 | aml_append(if_device_1, else_pin_4); | |
832 | } | |
833 | aml_append(while_ctx, if_device_1); | |
834 | } else { | |
835 | aml_append(while_ctx, initialize_route(route, "LNKA", lnk_idx, 1)); | |
836 | } | |
0d8935e3 MA |
837 | aml_append(while_ctx, initialize_route(route, "LNKB", lnk_idx, 2)); |
838 | aml_append(while_ctx, initialize_route(route, "LNKC", lnk_idx, 3)); | |
839 | ||
840 | /* route[0] = 0x[slot]FFFF */ | |
841 | aml_append(while_ctx, | |
ca3df95d IM |
842 | aml_store(aml_or(aml_shiftleft(slot, aml_int(16)), aml_int(0xFFFF), |
843 | NULL), | |
0d8935e3 MA |
844 | aml_index(route, aml_int(0)))); |
845 | /* route[1] = pin & 3 */ | |
846 | aml_append(while_ctx, | |
5530427f IM |
847 | aml_store(aml_and(pin, aml_int(3), NULL), |
848 | aml_index(route, aml_int(1)))); | |
0d8935e3 MA |
849 | /* res[pin] = route */ |
850 | aml_append(while_ctx, aml_store(route, aml_index(res, pin))); | |
851 | /* pin++ */ | |
852 | aml_append(while_ctx, aml_increment(pin)); | |
853 | } | |
854 | aml_append(method, while_ctx); | |
855 | /* return res*/ | |
856 | aml_append(method, aml_return(res)); | |
857 | ||
858 | return method; | |
859 | } | |
860 | ||
a57d708d IM |
861 | static void build_hpet_aml(Aml *table) |
862 | { | |
863 | Aml *crs; | |
864 | Aml *field; | |
865 | Aml *method; | |
866 | Aml *if_ctx; | |
867 | Aml *scope = aml_scope("_SB"); | |
868 | Aml *dev = aml_device("HPET"); | |
869 | Aml *zero = aml_int(0); | |
870 | Aml *id = aml_local(0); | |
871 | Aml *period = aml_local(1); | |
872 | ||
873 | aml_append(dev, aml_name_decl("_HID", aml_eisaid("PNP0103"))); | |
874 | aml_append(dev, aml_name_decl("_UID", zero)); | |
875 | ||
876 | aml_append(dev, | |
3f3009c0 XG |
877 | aml_operation_region("HPTM", AML_SYSTEM_MEMORY, aml_int(HPET_BASE), |
878 | HPET_LEN)); | |
a57d708d IM |
879 | field = aml_field("HPTM", AML_DWORD_ACC, AML_LOCK, AML_PRESERVE); |
880 | aml_append(field, aml_named_field("VEND", 32)); | |
881 | aml_append(field, aml_named_field("PRD", 32)); | |
882 | aml_append(dev, field); | |
883 | ||
884 | method = aml_method("_STA", 0, AML_NOTSERIALIZED); | |
885 | aml_append(method, aml_store(aml_name("VEND"), id)); | |
886 | aml_append(method, aml_store(aml_name("PRD"), period)); | |
887 | aml_append(method, aml_shiftright(id, aml_int(16), id)); | |
888 | if_ctx = aml_if(aml_lor(aml_equal(id, zero), | |
889 | aml_equal(id, aml_int(0xffff)))); | |
890 | { | |
891 | aml_append(if_ctx, aml_return(zero)); | |
892 | } | |
893 | aml_append(method, if_ctx); | |
894 | ||
895 | if_ctx = aml_if(aml_lor(aml_equal(period, zero), | |
896 | aml_lgreater(period, aml_int(100000000)))); | |
897 | { | |
898 | aml_append(if_ctx, aml_return(zero)); | |
899 | } | |
900 | aml_append(method, if_ctx); | |
901 | ||
902 | aml_append(method, aml_return(aml_int(0x0F))); | |
903 | aml_append(dev, method); | |
904 | ||
905 | crs = aml_resource_template(); | |
906 | aml_append(crs, aml_memory32_fixed(HPET_BASE, HPET_LEN, AML_READ_ONLY)); | |
907 | aml_append(dev, aml_name_decl("_CRS", crs)); | |
908 | ||
909 | aml_append(scope, dev); | |
910 | aml_append(table, scope); | |
911 | } | |
912 | ||
6775d15d JD |
913 | static Aml *build_vmbus_device_aml(VMBusBridge *vmbus_bridge) |
914 | { | |
915 | Aml *dev; | |
916 | Aml *method; | |
917 | Aml *crs; | |
918 | ||
919 | dev = aml_device("VMBS"); | |
920 | aml_append(dev, aml_name_decl("STA", aml_int(0xF))); | |
921 | aml_append(dev, aml_name_decl("_HID", aml_string("VMBus"))); | |
922 | aml_append(dev, aml_name_decl("_UID", aml_int(0x0))); | |
923 | aml_append(dev, aml_name_decl("_DDN", aml_string("VMBUS"))); | |
924 | ||
925 | method = aml_method("_DIS", 0, AML_NOTSERIALIZED); | |
926 | aml_append(method, aml_store(aml_and(aml_name("STA"), aml_int(0xD), NULL), | |
927 | aml_name("STA"))); | |
928 | aml_append(dev, method); | |
929 | ||
930 | method = aml_method("_PS0", 0, AML_NOTSERIALIZED); | |
931 | aml_append(method, aml_store(aml_or(aml_name("STA"), aml_int(0xF), NULL), | |
932 | aml_name("STA"))); | |
933 | aml_append(dev, method); | |
934 | ||
935 | method = aml_method("_STA", 0, AML_NOTSERIALIZED); | |
936 | aml_append(method, aml_return(aml_name("STA"))); | |
937 | aml_append(dev, method); | |
938 | ||
939 | aml_append(dev, aml_name_decl("_PS3", aml_int(0x0))); | |
940 | ||
941 | crs = aml_resource_template(); | |
8f06f22f | 942 | aml_append(crs, aml_irq_no_flags(vmbus_bridge->irq)); |
6775d15d JD |
943 | aml_append(dev, aml_name_decl("_CRS", crs)); |
944 | ||
945 | return dev; | |
946 | } | |
947 | ||
3892a2b7 IM |
948 | static void build_dbg_aml(Aml *table) |
949 | { | |
950 | Aml *field; | |
951 | Aml *method; | |
952 | Aml *while_ctx; | |
953 | Aml *scope = aml_scope("\\"); | |
954 | Aml *buf = aml_local(0); | |
955 | Aml *len = aml_local(1); | |
956 | Aml *idx = aml_local(2); | |
957 | ||
958 | aml_append(scope, | |
3f3009c0 | 959 | aml_operation_region("DBG", AML_SYSTEM_IO, aml_int(0x0402), 0x01)); |
3892a2b7 IM |
960 | field = aml_field("DBG", AML_BYTE_ACC, AML_NOLOCK, AML_PRESERVE); |
961 | aml_append(field, aml_named_field("DBGB", 8)); | |
962 | aml_append(scope, field); | |
963 | ||
964 | method = aml_method("DBUG", 1, AML_NOTSERIALIZED); | |
965 | ||
966 | aml_append(method, aml_to_hexstring(aml_arg(0), buf)); | |
967 | aml_append(method, aml_to_buffer(buf, buf)); | |
968 | aml_append(method, aml_subtract(aml_sizeof(buf), aml_int(1), len)); | |
969 | aml_append(method, aml_store(aml_int(0), idx)); | |
970 | ||
971 | while_ctx = aml_while(aml_lless(idx, len)); | |
972 | aml_append(while_ctx, | |
973 | aml_store(aml_derefof(aml_index(buf, idx)), aml_name("DBGB"))); | |
974 | aml_append(while_ctx, aml_increment(idx)); | |
975 | aml_append(method, while_ctx); | |
976 | ||
977 | aml_append(method, aml_store(aml_int(0x0A), aml_name("DBGB"))); | |
978 | aml_append(scope, method); | |
979 | ||
980 | aml_append(table, scope); | |
981 | } | |
982 | ||
c35b6e80 IM |
983 | static Aml *build_link_dev(const char *name, uint8_t uid, Aml *reg) |
984 | { | |
985 | Aml *dev; | |
986 | Aml *crs; | |
987 | Aml *method; | |
988 | uint32_t irqs[] = {5, 10, 11}; | |
989 | ||
990 | dev = aml_device("%s", name); | |
991 | aml_append(dev, aml_name_decl("_HID", aml_eisaid("PNP0C0F"))); | |
992 | aml_append(dev, aml_name_decl("_UID", aml_int(uid))); | |
993 | ||
994 | crs = aml_resource_template(); | |
995 | aml_append(crs, aml_interrupt(AML_CONSUMER, AML_LEVEL, AML_ACTIVE_HIGH, | |
996 | AML_SHARED, irqs, ARRAY_SIZE(irqs))); | |
997 | aml_append(dev, aml_name_decl("_PRS", crs)); | |
998 | ||
999 | method = aml_method("_STA", 0, AML_NOTSERIALIZED); | |
1000 | aml_append(method, aml_return(aml_call1("IQST", reg))); | |
1001 | aml_append(dev, method); | |
1002 | ||
1003 | method = aml_method("_DIS", 0, AML_NOTSERIALIZED); | |
1004 | aml_append(method, aml_or(reg, aml_int(0x80), reg)); | |
1005 | aml_append(dev, method); | |
1006 | ||
1007 | method = aml_method("_CRS", 0, AML_NOTSERIALIZED); | |
1008 | aml_append(method, aml_return(aml_call1("IQCR", reg))); | |
1009 | aml_append(dev, method); | |
1010 | ||
1011 | method = aml_method("_SRS", 1, AML_NOTSERIALIZED); | |
1012 | aml_append(method, aml_create_dword_field(aml_arg(0), aml_int(5), "PRRI")); | |
1013 | aml_append(method, aml_store(aml_name("PRRI"), reg)); | |
1014 | aml_append(dev, method); | |
1015 | ||
1016 | return dev; | |
1017 | } | |
1018 | ||
80b32df5 IM |
1019 | static Aml *build_gsi_link_dev(const char *name, uint8_t uid, uint8_t gsi) |
1020 | { | |
1021 | Aml *dev; | |
1022 | Aml *crs; | |
1023 | Aml *method; | |
1024 | uint32_t irqs; | |
1025 | ||
1026 | dev = aml_device("%s", name); | |
1027 | aml_append(dev, aml_name_decl("_HID", aml_eisaid("PNP0C0F"))); | |
1028 | aml_append(dev, aml_name_decl("_UID", aml_int(uid))); | |
1029 | ||
1030 | crs = aml_resource_template(); | |
1031 | irqs = gsi; | |
1032 | aml_append(crs, aml_interrupt(AML_CONSUMER, AML_LEVEL, AML_ACTIVE_HIGH, | |
1033 | AML_SHARED, &irqs, 1)); | |
1034 | aml_append(dev, aml_name_decl("_PRS", crs)); | |
1035 | ||
1036 | aml_append(dev, aml_name_decl("_CRS", crs)); | |
1037 | ||
c82f503d MA |
1038 | /* |
1039 | * _DIS can be no-op because the interrupt cannot be disabled. | |
1040 | */ | |
1041 | method = aml_method("_DIS", 0, AML_NOTSERIALIZED); | |
1042 | aml_append(dev, method); | |
1043 | ||
80b32df5 IM |
1044 | method = aml_method("_SRS", 1, AML_NOTSERIALIZED); |
1045 | aml_append(dev, method); | |
1046 | ||
1047 | return dev; | |
1048 | } | |
1049 | ||
16682a9d IM |
1050 | /* _CRS method - get current settings */ |
1051 | static Aml *build_iqcr_method(bool is_piix4) | |
1052 | { | |
1053 | Aml *if_ctx; | |
1054 | uint32_t irqs; | |
1055 | Aml *method = aml_method("IQCR", 1, AML_SERIALIZED); | |
1056 | Aml *crs = aml_resource_template(); | |
1057 | ||
1058 | irqs = 0; | |
1059 | aml_append(crs, aml_interrupt(AML_CONSUMER, AML_LEVEL, | |
1060 | AML_ACTIVE_HIGH, AML_SHARED, &irqs, 1)); | |
1061 | aml_append(method, aml_name_decl("PRR0", crs)); | |
1062 | ||
1063 | aml_append(method, | |
1064 | aml_create_dword_field(aml_name("PRR0"), aml_int(5), "PRRI")); | |
1065 | ||
1066 | if (is_piix4) { | |
1067 | if_ctx = aml_if(aml_lless(aml_arg(0), aml_int(0x80))); | |
1068 | aml_append(if_ctx, aml_store(aml_arg(0), aml_name("PRRI"))); | |
1069 | aml_append(method, if_ctx); | |
1070 | } else { | |
1071 | aml_append(method, | |
1072 | aml_store(aml_and(aml_arg(0), aml_int(0xF), NULL), | |
1073 | aml_name("PRRI"))); | |
1074 | } | |
1075 | ||
1076 | aml_append(method, aml_return(aml_name("PRR0"))); | |
1077 | return method; | |
1078 | } | |
1079 | ||
78e1ad05 IM |
1080 | /* _STA method - get status */ |
1081 | static Aml *build_irq_status_method(void) | |
1082 | { | |
1083 | Aml *if_ctx; | |
1084 | Aml *method = aml_method("IQST", 1, AML_NOTSERIALIZED); | |
1085 | ||
1086 | if_ctx = aml_if(aml_and(aml_int(0x80), aml_arg(0), NULL)); | |
1087 | aml_append(if_ctx, aml_return(aml_int(0x09))); | |
1088 | aml_append(method, if_ctx); | |
1089 | aml_append(method, aml_return(aml_int(0x0B))); | |
1090 | return method; | |
1091 | } | |
1092 | ||
e4db2798 IM |
1093 | static void build_piix4_pci0_int(Aml *table) |
1094 | { | |
c35b6e80 IM |
1095 | Aml *dev; |
1096 | Aml *crs; | |
c35b6e80 IM |
1097 | Aml *method; |
1098 | uint32_t irqs; | |
e4db2798 | 1099 | Aml *sb_scope = aml_scope("_SB"); |
196e2137 IM |
1100 | Aml *pci0_scope = aml_scope("PCI0"); |
1101 | ||
1102 | aml_append(pci0_scope, build_prt(true)); | |
1103 | aml_append(sb_scope, pci0_scope); | |
e4db2798 | 1104 | |
78e1ad05 | 1105 | aml_append(sb_scope, build_irq_status_method()); |
16682a9d | 1106 | aml_append(sb_scope, build_iqcr_method(true)); |
100681cc | 1107 | |
c35b6e80 IM |
1108 | aml_append(sb_scope, build_link_dev("LNKA", 0, aml_name("PRQ0"))); |
1109 | aml_append(sb_scope, build_link_dev("LNKB", 1, aml_name("PRQ1"))); | |
1110 | aml_append(sb_scope, build_link_dev("LNKC", 2, aml_name("PRQ2"))); | |
1111 | aml_append(sb_scope, build_link_dev("LNKD", 3, aml_name("PRQ3"))); | |
1112 | ||
1113 | dev = aml_device("LNKS"); | |
1114 | { | |
1115 | aml_append(dev, aml_name_decl("_HID", aml_eisaid("PNP0C0F"))); | |
1116 | aml_append(dev, aml_name_decl("_UID", aml_int(4))); | |
1117 | ||
1118 | crs = aml_resource_template(); | |
1119 | irqs = 9; | |
1120 | aml_append(crs, aml_interrupt(AML_CONSUMER, AML_LEVEL, | |
1121 | AML_ACTIVE_HIGH, AML_SHARED, | |
1122 | &irqs, 1)); | |
1123 | aml_append(dev, aml_name_decl("_PRS", crs)); | |
1124 | ||
1125 | /* The SCI cannot be disabled and is always attached to GSI 9, | |
1126 | * so these are no-ops. We only need this link to override the | |
1127 | * polarity to active high and match the content of the MADT. | |
1128 | */ | |
1129 | method = aml_method("_STA", 0, AML_NOTSERIALIZED); | |
1130 | aml_append(method, aml_return(aml_int(0x0b))); | |
1131 | aml_append(dev, method); | |
1132 | ||
1133 | method = aml_method("_DIS", 0, AML_NOTSERIALIZED); | |
1134 | aml_append(dev, method); | |
1135 | ||
1136 | method = aml_method("_CRS", 0, AML_NOTSERIALIZED); | |
1137 | aml_append(method, aml_return(aml_name("_PRS"))); | |
1138 | aml_append(dev, method); | |
1139 | ||
1140 | method = aml_method("_SRS", 1, AML_NOTSERIALIZED); | |
1141 | aml_append(dev, method); | |
1142 | } | |
1143 | aml_append(sb_scope, dev); | |
1144 | ||
e4db2798 IM |
1145 | aml_append(table, sb_scope); |
1146 | } | |
1147 | ||
22b5b8bf IM |
1148 | static void append_q35_prt_entry(Aml *ctx, uint32_t nr, const char *name) |
1149 | { | |
1150 | int i; | |
1151 | int head; | |
1152 | Aml *pkg; | |
1153 | char base = name[3] < 'E' ? 'A' : 'E'; | |
1154 | char *s = g_strdup(name); | |
1155 | Aml *a_nr = aml_int((nr << 16) | 0xffff); | |
1156 | ||
1157 | assert(strlen(s) == 4); | |
1158 | ||
1159 | head = name[3] - base; | |
1160 | for (i = 0; i < 4; i++) { | |
1161 | if (head + i > 3) { | |
1162 | head = i * -1; | |
1163 | } | |
1164 | s[3] = base + head + i; | |
1165 | pkg = aml_package(4); | |
1166 | aml_append(pkg, a_nr); | |
1167 | aml_append(pkg, aml_int(i)); | |
1168 | aml_append(pkg, aml_name("%s", s)); | |
1169 | aml_append(pkg, aml_int(0)); | |
1170 | aml_append(ctx, pkg); | |
1171 | } | |
1172 | g_free(s); | |
1173 | } | |
1174 | ||
1175 | static Aml *build_q35_routing_table(const char *str) | |
1176 | { | |
1177 | int i; | |
1178 | Aml *pkg; | |
1179 | char *name = g_strdup_printf("%s ", str); | |
1180 | ||
1181 | pkg = aml_package(128); | |
1182 | for (i = 0; i < 0x18; i++) { | |
1183 | name[3] = 'E' + (i & 0x3); | |
1184 | append_q35_prt_entry(pkg, i, name); | |
1185 | } | |
1186 | ||
1187 | name[3] = 'E'; | |
1188 | append_q35_prt_entry(pkg, 0x18, name); | |
1189 | ||
1190 | /* INTA -> PIRQA for slot 25 - 31, see the default value of D<N>IR */ | |
1191 | for (i = 0x0019; i < 0x1e; i++) { | |
1192 | name[3] = 'A'; | |
1193 | append_q35_prt_entry(pkg, i, name); | |
1194 | } | |
1195 | ||
1196 | /* PCIe->PCI bridge. use PIRQ[E-H] */ | |
1197 | name[3] = 'E'; | |
1198 | append_q35_prt_entry(pkg, 0x1e, name); | |
1199 | name[3] = 'A'; | |
1200 | append_q35_prt_entry(pkg, 0x1f, name); | |
1201 | ||
1202 | g_free(name); | |
1203 | return pkg; | |
1204 | } | |
1205 | ||
80b32df5 IM |
1206 | static void build_q35_pci0_int(Aml *table) |
1207 | { | |
0dafe3b3 | 1208 | Aml *method; |
80b32df5 | 1209 | Aml *sb_scope = aml_scope("_SB"); |
0dafe3b3 IM |
1210 | Aml *pci0_scope = aml_scope("PCI0"); |
1211 | ||
e9fce798 IM |
1212 | /* Zero => PIC mode, One => APIC Mode */ |
1213 | aml_append(table, aml_name_decl("PICF", aml_int(0))); | |
1214 | method = aml_method("_PIC", 1, AML_NOTSERIALIZED); | |
1215 | { | |
1216 | aml_append(method, aml_store(aml_arg(0), aml_name("PICF"))); | |
1217 | } | |
1218 | aml_append(table, method); | |
1219 | ||
65aef4de IM |
1220 | aml_append(pci0_scope, |
1221 | aml_name_decl("PRTP", build_q35_routing_table("LNK"))); | |
22b5b8bf IM |
1222 | aml_append(pci0_scope, |
1223 | aml_name_decl("PRTA", build_q35_routing_table("GSI"))); | |
1224 | ||
0dafe3b3 IM |
1225 | method = aml_method("_PRT", 0, AML_NOTSERIALIZED); |
1226 | { | |
1227 | Aml *if_ctx; | |
1228 | Aml *else_ctx; | |
1229 | ||
1230 | /* PCI IRQ routing table, example from ACPI 2.0a specification, | |
1231 | section 6.2.8.1 */ | |
1232 | /* Note: we provide the same info as the PCI routing | |
1233 | table of the Bochs BIOS */ | |
1234 | if_ctx = aml_if(aml_equal(aml_name("PICF"), aml_int(0))); | |
1235 | aml_append(if_ctx, aml_return(aml_name("PRTP"))); | |
1236 | aml_append(method, if_ctx); | |
1237 | else_ctx = aml_else(); | |
1238 | aml_append(else_ctx, aml_return(aml_name("PRTA"))); | |
1239 | aml_append(method, else_ctx); | |
1240 | } | |
1241 | aml_append(pci0_scope, method); | |
1242 | aml_append(sb_scope, pci0_scope); | |
80b32df5 | 1243 | |
78e1ad05 | 1244 | aml_append(sb_scope, build_irq_status_method()); |
16682a9d IM |
1245 | aml_append(sb_scope, build_iqcr_method(false)); |
1246 | ||
12e3b1f7 IM |
1247 | aml_append(sb_scope, build_link_dev("LNKA", 0, aml_name("PRQA"))); |
1248 | aml_append(sb_scope, build_link_dev("LNKB", 1, aml_name("PRQB"))); | |
1249 | aml_append(sb_scope, build_link_dev("LNKC", 2, aml_name("PRQC"))); | |
1250 | aml_append(sb_scope, build_link_dev("LNKD", 3, aml_name("PRQD"))); | |
1251 | aml_append(sb_scope, build_link_dev("LNKE", 4, aml_name("PRQE"))); | |
1252 | aml_append(sb_scope, build_link_dev("LNKF", 5, aml_name("PRQF"))); | |
1253 | aml_append(sb_scope, build_link_dev("LNKG", 6, aml_name("PRQG"))); | |
1254 | aml_append(sb_scope, build_link_dev("LNKH", 7, aml_name("PRQH"))); | |
1255 | ||
6a991e07 MA |
1256 | aml_append(sb_scope, build_gsi_link_dev("GSIA", 0x10, 0x10)); |
1257 | aml_append(sb_scope, build_gsi_link_dev("GSIB", 0x11, 0x11)); | |
1258 | aml_append(sb_scope, build_gsi_link_dev("GSIC", 0x12, 0x12)); | |
1259 | aml_append(sb_scope, build_gsi_link_dev("GSID", 0x13, 0x13)); | |
1260 | aml_append(sb_scope, build_gsi_link_dev("GSIE", 0x14, 0x14)); | |
1261 | aml_append(sb_scope, build_gsi_link_dev("GSIF", 0x15, 0x15)); | |
1262 | aml_append(sb_scope, build_gsi_link_dev("GSIG", 0x16, 0x16)); | |
1263 | aml_append(sb_scope, build_gsi_link_dev("GSIH", 0x17, 0x17)); | |
80b32df5 IM |
1264 | |
1265 | aml_append(table, sb_scope); | |
1266 | } | |
1267 | ||
e3fb55f0 IY |
1268 | static Aml *build_q35_dram_controller(const AcpiMcfgInfo *mcfg) |
1269 | { | |
1270 | Aml *dev; | |
1271 | Aml *resource_template; | |
1272 | ||
1273 | /* DRAM controller */ | |
1274 | dev = aml_device("DRAC"); | |
1275 | aml_append(dev, aml_name_decl("_HID", aml_string("PNP0C01"))); | |
1276 | ||
1277 | resource_template = aml_resource_template(); | |
1278 | if (mcfg->base + mcfg->size - 1 >= (1ULL << 32)) { | |
1279 | aml_append(resource_template, | |
1280 | aml_qword_memory(AML_POS_DECODE, | |
1281 | AML_MIN_FIXED, | |
1282 | AML_MAX_FIXED, | |
1283 | AML_NON_CACHEABLE, | |
1284 | AML_READ_WRITE, | |
1285 | 0x0000000000000000, | |
1286 | mcfg->base, | |
1287 | mcfg->base + mcfg->size - 1, | |
1288 | 0x0000000000000000, | |
1289 | mcfg->size)); | |
1290 | } else { | |
1291 | aml_append(resource_template, | |
1292 | aml_dword_memory(AML_POS_DECODE, | |
1293 | AML_MIN_FIXED, | |
1294 | AML_MAX_FIXED, | |
1295 | AML_NON_CACHEABLE, | |
1296 | AML_READ_WRITE, | |
1297 | 0x0000000000000000, | |
1298 | mcfg->base, | |
1299 | mcfg->base + mcfg->size - 1, | |
1300 | 0x0000000000000000, | |
1301 | mcfg->size)); | |
1302 | } | |
1303 | aml_append(dev, aml_name_decl("_CRS", resource_template)); | |
1304 | ||
1305 | return dev; | |
1306 | } | |
1307 | ||
caf108bc | 1308 | static void build_x86_acpi_pci_hotplug(Aml *table, uint64_t pcihp_addr) |
b616ec4d IM |
1309 | { |
1310 | Aml *scope; | |
1311 | Aml *field; | |
1312 | Aml *method; | |
1313 | ||
1314 | scope = aml_scope("_SB.PCI0"); | |
1315 | ||
1316 | aml_append(scope, | |
caf108bc | 1317 | aml_operation_region("PCST", AML_SYSTEM_IO, aml_int(pcihp_addr), 0x08)); |
b616ec4d IM |
1318 | field = aml_field("PCST", AML_DWORD_ACC, AML_NOLOCK, AML_WRITE_AS_ZEROS); |
1319 | aml_append(field, aml_named_field("PCIU", 32)); | |
1320 | aml_append(field, aml_named_field("PCID", 32)); | |
1321 | aml_append(scope, field); | |
1322 | ||
1323 | aml_append(scope, | |
caf108bc JS |
1324 | aml_operation_region("SEJ", AML_SYSTEM_IO, |
1325 | aml_int(pcihp_addr + ACPI_PCIHP_SEJ_BASE), 0x04)); | |
b616ec4d IM |
1326 | field = aml_field("SEJ", AML_DWORD_ACC, AML_NOLOCK, AML_WRITE_AS_ZEROS); |
1327 | aml_append(field, aml_named_field("B0EJ", 32)); | |
1328 | aml_append(scope, field); | |
1329 | ||
1330 | aml_append(scope, | |
caf108bc JS |
1331 | aml_operation_region("BNMR", AML_SYSTEM_IO, |
1332 | aml_int(pcihp_addr + ACPI_PCIHP_BNMR_BASE), 0x08)); | |
b616ec4d IM |
1333 | field = aml_field("BNMR", AML_DWORD_ACC, AML_NOLOCK, AML_WRITE_AS_ZEROS); |
1334 | aml_append(field, aml_named_field("BNUM", 32)); | |
b32bd763 | 1335 | aml_append(field, aml_named_field("PIDX", 32)); |
b616ec4d IM |
1336 | aml_append(scope, field); |
1337 | ||
1338 | aml_append(scope, aml_mutex("BLCK", 0)); | |
1339 | ||
1340 | method = aml_method("PCEJ", 2, AML_NOTSERIALIZED); | |
1341 | aml_append(method, aml_acquire(aml_name("BLCK"), 0xFFFF)); | |
1342 | aml_append(method, aml_store(aml_arg(0), aml_name("BNUM"))); | |
1343 | aml_append(method, | |
1344 | aml_store(aml_shiftleft(aml_int(1), aml_arg(1)), aml_name("B0EJ"))); | |
1345 | aml_append(method, aml_release(aml_name("BLCK"))); | |
1346 | aml_append(method, aml_return(aml_int(0))); | |
1347 | aml_append(scope, method); | |
1348 | ||
b32bd763 IM |
1349 | method = aml_method("AIDX", 2, AML_NOTSERIALIZED); |
1350 | aml_append(method, aml_acquire(aml_name("BLCK"), 0xFFFF)); | |
1351 | aml_append(method, aml_store(aml_arg(0), aml_name("BNUM"))); | |
1352 | aml_append(method, | |
1353 | aml_store(aml_shiftleft(aml_int(1), aml_arg(1)), aml_name("PIDX"))); | |
1354 | aml_append(method, aml_store(aml_name("PIDX"), aml_local(0))); | |
1355 | aml_append(method, aml_release(aml_name("BLCK"))); | |
1356 | aml_append(method, aml_return(aml_local(0))); | |
1357 | aml_append(scope, method); | |
1358 | ||
5840a163 | 1359 | aml_append(scope, aml_pci_pdsm()); |
b7f23f62 | 1360 | |
b616ec4d IM |
1361 | aml_append(table, scope); |
1362 | } | |
1363 | ||
211afe5c | 1364 | static Aml *build_q35_osc_method(bool enable_native_pcie_hotplug) |
f97a88a8 IM |
1365 | { |
1366 | Aml *if_ctx; | |
1367 | Aml *if_ctx2; | |
1368 | Aml *else_ctx; | |
1369 | Aml *method; | |
1370 | Aml *a_cwd1 = aml_name("CDW1"); | |
b3c782db | 1371 | Aml *a_ctrl = aml_local(0); |
f97a88a8 IM |
1372 | |
1373 | method = aml_method("_OSC", 4, AML_NOTSERIALIZED); | |
1374 | aml_append(method, aml_create_dword_field(aml_arg(3), aml_int(0), "CDW1")); | |
1375 | ||
1376 | if_ctx = aml_if(aml_equal( | |
1377 | aml_arg(0), aml_touuid("33DB4D5B-1FF7-401C-9657-7441C03DD766"))); | |
1378 | aml_append(if_ctx, aml_create_dword_field(aml_arg(3), aml_int(4), "CDW2")); | |
1379 | aml_append(if_ctx, aml_create_dword_field(aml_arg(3), aml_int(8), "CDW3")); | |
1380 | ||
f97a88a8 IM |
1381 | aml_append(if_ctx, aml_store(aml_name("CDW3"), a_ctrl)); |
1382 | ||
1383 | /* | |
1384 | * Always allow native PME, AER (no dependencies) | |
a41c78c1 | 1385 | * Allow SHPC (PCI bridges can have SHPC controller) |
211afe5c | 1386 | * Disable PCIe Native Hot-plug if ACPI PCI Hot-plug is enabled. |
f97a88a8 | 1387 | */ |
211afe5c JS |
1388 | aml_append(if_ctx, aml_and(a_ctrl, |
1389 | aml_int(0x1E | (enable_native_pcie_hotplug ? 0x1 : 0x0)), a_ctrl)); | |
f97a88a8 IM |
1390 | |
1391 | if_ctx2 = aml_if(aml_lnot(aml_equal(aml_arg(1), aml_int(1)))); | |
1392 | /* Unknown revision */ | |
1393 | aml_append(if_ctx2, aml_or(a_cwd1, aml_int(0x08), a_cwd1)); | |
1394 | aml_append(if_ctx, if_ctx2); | |
1395 | ||
1396 | if_ctx2 = aml_if(aml_lnot(aml_equal(aml_name("CDW3"), a_ctrl))); | |
1397 | /* Capabilities bits were masked */ | |
1398 | aml_append(if_ctx2, aml_or(a_cwd1, aml_int(0x10), a_cwd1)); | |
1399 | aml_append(if_ctx, if_ctx2); | |
1400 | ||
1401 | /* Update DWORD3 in the buffer */ | |
1402 | aml_append(if_ctx, aml_store(a_ctrl, aml_name("CDW3"))); | |
1403 | aml_append(method, if_ctx); | |
1404 | ||
1405 | else_ctx = aml_else(); | |
1406 | /* Unrecognized UUID */ | |
1407 | aml_append(else_ctx, aml_or(a_cwd1, aml_int(4), a_cwd1)); | |
1408 | aml_append(method, else_ctx); | |
1409 | ||
1410 | aml_append(method, aml_return(aml_arg(3))); | |
1411 | return method; | |
1412 | } | |
b616ec4d | 1413 | |
3d6a69b6 BW |
1414 | static void build_acpi0017(Aml *table) |
1415 | { | |
1416 | Aml *dev, *scope, *method; | |
1417 | ||
1418 | scope = aml_scope("_SB"); | |
1419 | dev = aml_device("CXLM"); | |
1420 | aml_append(dev, aml_name_decl("_HID", aml_string("ACPI0017"))); | |
1421 | ||
1422 | method = aml_method("_STA", 0, AML_NOTSERIALIZED); | |
1423 | aml_append(method, aml_return(aml_int(0x01))); | |
1424 | aml_append(dev, method); | |
1425 | ||
1426 | aml_append(scope, dev); | |
1427 | aml_append(table, scope); | |
1428 | } | |
1429 | ||
72c194f7 | 1430 | static void |
0e9b9eda | 1431 | build_dsdt(GArray *table_data, BIOSLinker *linker, |
adcb89d5 | 1432 | AcpiPmInfo *pm, AcpiMiscInfo *misc, |
01c9742d | 1433 | Range *pci_hole, Range *pci_hole64, MachineState *machine) |
72c194f7 | 1434 | { |
b496a17d BB |
1435 | Object *i440fx = object_resolve_type_unambiguous(TYPE_I440FX_PCI_HOST_BRIDGE); |
1436 | Object *q35 = object_resolve_type_unambiguous(TYPE_Q35_HOST_DEVICE); | |
41fa5c04 IM |
1437 | CrsRangeEntry *entry; |
1438 | Aml *dsdt, *sb_scope, *scope, *dev, *method, *field, *pkg, *crs; | |
2df5a7b5 | 1439 | CrsRangeSet crs_range_set; |
fb306ffe | 1440 | PCMachineState *pcms = PC_MACHINE(machine); |
679dd1a9 | 1441 | PCMachineClass *pcmc = PC_MACHINE_GET_CLASS(machine); |
f0bb276b | 1442 | X86MachineState *x86ms = X86_MACHINE(machine); |
4a441836 | 1443 | AcpiMcfgInfo mcfg; |
e3fb55f0 | 1444 | bool mcfg_valid = !!acpi_get_mcfg(&mcfg); |
bef3492d | 1445 | uint32_t nr_mem = machine->ram_slots; |
dcdca296 | 1446 | int root_bus_limit = 0xFF; |
41fa5c04 | 1447 | PCIBus *bus = NULL; |
11fb99e6 | 1448 | #ifdef CONFIG_TPM |
ac6dd31e | 1449 | TPMIf *tpm = tpm_find(); |
11fb99e6 | 1450 | #endif |
3d6a69b6 | 1451 | bool cxl_present = false; |
72c194f7 | 1452 | int i; |
8f814ea1 | 1453 | VMBusBridge *vmbus_bridge = vmbus_bridge_find(); |
5c142bc4 IM |
1454 | AcpiTable table = { .sig = "DSDT", .rev = 1, .oem_id = x86ms->oem_id, |
1455 | .oem_table_id = x86ms->oem_table_id }; | |
72c194f7 | 1456 | |
b496a17d | 1457 | assert(!!i440fx != !!q35); |
bbaa5c41 | 1458 | |
5c142bc4 | 1459 | acpi_table_begin(&table, table_data); |
41fa5c04 | 1460 | dsdt = init_aml_allocator(); |
2fd71f1b | 1461 | |
41fa5c04 | 1462 | build_dbg_aml(dsdt); |
b496a17d | 1463 | if (i440fx) { |
41fa5c04 IM |
1464 | sb_scope = aml_scope("_SB"); |
1465 | dev = aml_device("PCI0"); | |
1466 | aml_append(dev, aml_name_decl("_HID", aml_eisaid("PNP0A03"))); | |
0a343a5a | 1467 | aml_append(dev, aml_name_decl("_UID", aml_int(pcmc->pci_root_uid))); |
fe0d5f53 | 1468 | aml_append(dev, aml_pci_edsm()); |
41fa5c04 IM |
1469 | aml_append(sb_scope, dev); |
1470 | aml_append(dsdt, sb_scope); | |
1471 | ||
df4008c9 | 1472 | if (pm->pcihp_bridge_en || pm->pcihp_root_en) { |
caf108bc | 1473 | build_x86_acpi_pci_hotplug(dsdt, pm->pcihp_io_base); |
df4008c9 | 1474 | } |
41fa5c04 | 1475 | build_piix4_pci0_int(dsdt); |
b496a17d | 1476 | } else if (q35) { |
41fa5c04 IM |
1477 | sb_scope = aml_scope("_SB"); |
1478 | dev = aml_device("PCI0"); | |
1479 | aml_append(dev, aml_name_decl("_HID", aml_eisaid("PNP0A08"))); | |
1480 | aml_append(dev, aml_name_decl("_CID", aml_eisaid("PNP0A03"))); | |
0a343a5a | 1481 | aml_append(dev, aml_name_decl("_UID", aml_int(pcmc->pci_root_uid))); |
211afe5c | 1482 | aml_append(dev, build_q35_osc_method(!pm->pcihp_bridge_en)); |
fe0d5f53 | 1483 | aml_append(dev, aml_pci_edsm()); |
41fa5c04 | 1484 | aml_append(sb_scope, dev); |
e3fb55f0 IY |
1485 | if (mcfg_valid) { |
1486 | aml_append(sb_scope, build_q35_dram_controller(&mcfg)); | |
1487 | } | |
998ba950 IM |
1488 | |
1489 | if (pm->smi_on_cpuhp) { | |
1490 | /* reserve SMI block resources, IO ports 0xB2, 0xB3 */ | |
1491 | dev = aml_device("PCI0.SMI0"); | |
1492 | aml_append(dev, aml_name_decl("_HID", aml_eisaid("PNP0A06"))); | |
1493 | aml_append(dev, aml_name_decl("_UID", aml_string("SMI resources"))); | |
1494 | crs = aml_resource_template(); | |
1495 | aml_append(crs, | |
1496 | aml_io( | |
1497 | AML_DECODE16, | |
5cdb639d BB |
1498 | pm->fadt.smi_cmd, |
1499 | pm->fadt.smi_cmd, | |
998ba950 IM |
1500 | 1, |
1501 | 2) | |
1502 | ); | |
1503 | aml_append(dev, aml_name_decl("_CRS", crs)); | |
1504 | aml_append(dev, aml_operation_region("SMIR", AML_SYSTEM_IO, | |
5cdb639d | 1505 | aml_int(pm->fadt.smi_cmd), 2)); |
998ba950 IM |
1506 | field = aml_field("SMIR", AML_BYTE_ACC, AML_NOLOCK, |
1507 | AML_WRITE_AS_ZEROS); | |
1508 | aml_append(field, aml_named_field("SMIC", 8)); | |
1509 | aml_append(field, aml_reserved_field(8)); | |
1510 | aml_append(dev, field); | |
1511 | aml_append(sb_scope, dev); | |
1512 | } | |
1513 | ||
41fa5c04 IM |
1514 | aml_append(dsdt, sb_scope); |
1515 | ||
caf108bc JS |
1516 | if (pm->pcihp_bridge_en) { |
1517 | build_x86_acpi_pci_hotplug(dsdt, pm->pcihp_io_base); | |
1518 | } | |
41fa5c04 IM |
1519 | build_q35_pci0_int(dsdt); |
1520 | } | |
1521 | ||
e05acc36 IM |
1522 | if (misc->has_hpet) { |
1523 | build_hpet_aml(dsdt); | |
1524 | } | |
1525 | ||
8f814ea1 JD |
1526 | if (vmbus_bridge) { |
1527 | sb_scope = aml_scope("_SB"); | |
1528 | aml_append(sb_scope, build_vmbus_device_aml(vmbus_bridge)); | |
1529 | aml_append(dsdt, sb_scope); | |
1530 | } | |
1531 | ||
d12dbd44 IM |
1532 | scope = aml_scope("_GPE"); |
1533 | { | |
1534 | aml_append(scope, aml_name_decl("_HID", aml_string("ACPI0006"))); | |
1535 | if (machine->nvdimms_state->is_enabled) { | |
1536 | method = aml_method("_E04", 0, AML_NOTSERIALIZED); | |
1537 | aml_append(method, aml_notify(aml_name("\\_SB.NVDR"), | |
1538 | aml_int(0x80))); | |
1539 | aml_append(scope, method); | |
1540 | } | |
1541 | } | |
1542 | aml_append(dsdt, scope); | |
1543 | ||
679dd1a9 IM |
1544 | if (pcmc->legacy_cpu_hotplug) { |
1545 | build_legacy_cpu_hotplug_aml(dsdt, machine, pm->cpu_hp_io_base); | |
1546 | } else { | |
1547 | CPUHotplugFeatures opts = { | |
998ba950 IM |
1548 | .acpi_1_compatible = true, .has_legacy_cphp = true, |
1549 | .smi_path = pm->smi_on_cpuhp ? "\\_SB.PCI0.SMI0.SMIC" : NULL, | |
69dea9d6 | 1550 | .fw_unplugs_cpu = pm->smi_on_cpu_unplug, |
679dd1a9 | 1551 | }; |
9a4fedcf BB |
1552 | build_cpus_aml(dsdt, machine, opts, pc_madt_cpu_entry, |
1553 | pm->cpu_hp_io_base, "\\_SB.PCI0", "\\_GPE._E02"); | |
679dd1a9 | 1554 | } |
091c466e SK |
1555 | |
1556 | if (pcms->memhp_io_base && nr_mem) { | |
1557 | build_memory_hotplug_aml(dsdt, nr_mem, "\\_SB.PCI0", | |
1558 | "\\_GPE._E03", AML_SYSTEM_IO, | |
1559 | pcms->memhp_io_base); | |
1560 | } | |
41fa5c04 | 1561 | |
2df5a7b5 | 1562 | crs_range_set_init(&crs_range_set); |
81ed6482 | 1563 | bus = PC_MACHINE(machine)->bus; |
a4894206 MA |
1564 | if (bus) { |
1565 | QLIST_FOREACH(bus, &bus->child, sibling) { | |
1566 | uint8_t bus_num = pci_bus_num(bus); | |
0e79e51a | 1567 | uint8_t numa_node = pci_bus_numa_node(bus); |
a4894206 MA |
1568 | |
1569 | /* look only for expander root buses */ | |
1570 | if (!pci_bus_is_root(bus)) { | |
1571 | continue; | |
1572 | } | |
1573 | ||
dcdca296 MA |
1574 | if (bus_num < root_bus_limit) { |
1575 | root_bus_limit = bus_num - 1; | |
1576 | } | |
1577 | ||
a4894206 | 1578 | scope = aml_scope("\\_SB"); |
6e4e3ae9 BW |
1579 | |
1580 | if (pci_bus_is_cxl(bus)) { | |
1581 | dev = aml_device("CL%.02X", bus_num); | |
1582 | } else { | |
1583 | dev = aml_device("PC%.02X", bus_num); | |
1584 | } | |
c96d9286 | 1585 | aml_append(dev, aml_name_decl("_UID", aml_int(bus_num))); |
a4894206 | 1586 | aml_append(dev, aml_name_decl("_BBN", aml_int(bus_num))); |
6e4e3ae9 | 1587 | if (pci_bus_is_cxl(bus)) { |
2a3282c6 BW |
1588 | struct Aml *pkg = aml_package(2); |
1589 | ||
1590 | aml_append(dev, aml_name_decl("_HID", aml_string("ACPI0016"))); | |
1591 | aml_append(pkg, aml_eisaid("PNP0A08")); | |
1592 | aml_append(pkg, aml_eisaid("PNP0A03")); | |
1593 | aml_append(dev, aml_name_decl("_CID", pkg)); | |
2a3282c6 | 1594 | build_cxl_osc_method(dev); |
6e4e3ae9 | 1595 | } else if (pci_bus_is_express(bus)) { |
ee4b0c86 EY |
1596 | aml_append(dev, aml_name_decl("_HID", aml_eisaid("PNP0A08"))); |
1597 | aml_append(dev, aml_name_decl("_CID", aml_eisaid("PNP0A03"))); | |
211afe5c JS |
1598 | |
1599 | /* Expander bridges do not have ACPI PCI Hot-plug enabled */ | |
1600 | aml_append(dev, build_q35_osc_method(true)); | |
ee4b0c86 EY |
1601 | } else { |
1602 | aml_append(dev, aml_name_decl("_HID", aml_eisaid("PNP0A03"))); | |
077dd742 | 1603 | } |
0e79e51a MA |
1604 | |
1605 | if (numa_node != NUMA_NODE_UNASSIGNED) { | |
1606 | aml_append(dev, aml_name_decl("_PXM", aml_int(numa_node))); | |
1607 | } | |
1608 | ||
196e2137 | 1609 | aml_append(dev, build_prt(false)); |
e41ee855 JC |
1610 | crs = build_crs(PCI_HOST_BRIDGE(BUS(bus)->parent), &crs_range_set, |
1611 | 0, 0, 0, 0); | |
a43c6e27 | 1612 | aml_append(dev, aml_name_decl("_CRS", crs)); |
a4894206 | 1613 | aml_append(scope, dev); |
41fa5c04 | 1614 | aml_append(dsdt, scope); |
6e4e3ae9 BW |
1615 | |
1616 | /* Handle the ranges for the PXB expanders */ | |
1617 | if (pci_bus_is_cxl(bus)) { | |
1ebf9001 | 1618 | MemoryRegion *mr = &pcms->cxl_devices_state.host_mr; |
6e4e3ae9 BW |
1619 | uint64_t base = mr->addr; |
1620 | ||
3d6a69b6 | 1621 | cxl_present = true; |
6e4e3ae9 BW |
1622 | crs_range_insert(crs_range_set.mem_ranges, base, |
1623 | base + memory_region_size(mr) - 1); | |
1624 | } | |
a4894206 MA |
1625 | } |
1626 | } | |
1627 | ||
3d6a69b6 BW |
1628 | if (cxl_present) { |
1629 | build_acpi0017(dsdt); | |
1630 | } | |
1631 | ||
4a441836 GH |
1632 | /* |
1633 | * At this point crs_range_set has all the ranges used by pci | |
1634 | * busses *other* than PCI0. These ranges will be excluded from | |
1635 | * the PCI0._CRS. Add mmconfig to the set so it will be excluded | |
1636 | * too. | |
1637 | */ | |
e3fb55f0 | 1638 | if (mcfg_valid) { |
4a441836 GH |
1639 | crs_range_insert(crs_range_set.mem_ranges, |
1640 | mcfg.base, mcfg.base + mcfg.size - 1); | |
1641 | } | |
1642 | ||
500b11ea | 1643 | scope = aml_scope("\\_SB.PCI0"); |
60efd429 IM |
1644 | /* build PCI0._CRS */ |
1645 | crs = aml_resource_template(); | |
1646 | aml_append(crs, | |
ff80dc7f | 1647 | aml_word_bus_number(AML_MIN_FIXED, AML_MAX_FIXED, AML_POS_DECODE, |
dcdca296 MA |
1648 | 0x0000, 0x0, root_bus_limit, |
1649 | 0x0000, root_bus_limit + 1)); | |
ff80dc7f | 1650 | aml_append(crs, aml_io(AML_DECODE16, 0x0CF8, 0x0CF8, 0x01, 0x08)); |
60efd429 IM |
1651 | |
1652 | aml_append(crs, | |
ff80dc7f SZ |
1653 | aml_word_io(AML_MIN_FIXED, AML_MAX_FIXED, |
1654 | AML_POS_DECODE, AML_ENTIRE_RANGE, | |
60efd429 | 1655 | 0x0000, 0x0000, 0x0CF7, 0x0000, 0x0CF8)); |
dcdca296 | 1656 | |
2df5a7b5 MA |
1657 | crs_replace_with_free_ranges(crs_range_set.io_ranges, 0x0D00, 0xFFFF); |
1658 | for (i = 0; i < crs_range_set.io_ranges->len; i++) { | |
1659 | entry = g_ptr_array_index(crs_range_set.io_ranges, i); | |
dcdca296 MA |
1660 | aml_append(crs, |
1661 | aml_word_io(AML_MIN_FIXED, AML_MAX_FIXED, | |
1662 | AML_POS_DECODE, AML_ENTIRE_RANGE, | |
1663 | 0x0000, entry->base, entry->limit, | |
1664 | 0x0000, entry->limit - entry->base + 1)); | |
1665 | } | |
1666 | ||
60efd429 | 1667 | aml_append(crs, |
ff80dc7f SZ |
1668 | aml_dword_memory(AML_POS_DECODE, AML_MIN_FIXED, AML_MAX_FIXED, |
1669 | AML_CACHEABLE, AML_READ_WRITE, | |
60efd429 | 1670 | 0, 0x000A0000, 0x000BFFFF, 0, 0x00020000)); |
dcdca296 | 1671 | |
2df5a7b5 | 1672 | crs_replace_with_free_ranges(crs_range_set.mem_ranges, |
a0efbf16 MA |
1673 | range_lob(pci_hole), |
1674 | range_upb(pci_hole)); | |
2df5a7b5 MA |
1675 | for (i = 0; i < crs_range_set.mem_ranges->len; i++) { |
1676 | entry = g_ptr_array_index(crs_range_set.mem_ranges, i); | |
dcdca296 MA |
1677 | aml_append(crs, |
1678 | aml_dword_memory(AML_POS_DECODE, AML_MIN_FIXED, AML_MAX_FIXED, | |
1679 | AML_NON_CACHEABLE, AML_READ_WRITE, | |
1680 | 0, entry->base, entry->limit, | |
1681 | 0, entry->limit - entry->base + 1)); | |
1682 | } | |
1683 | ||
a0efbf16 | 1684 | if (!range_is_empty(pci_hole64)) { |
16de88a4 MA |
1685 | crs_replace_with_free_ranges(crs_range_set.mem_64bit_ranges, |
1686 | range_lob(pci_hole64), | |
1687 | range_upb(pci_hole64)); | |
1688 | for (i = 0; i < crs_range_set.mem_64bit_ranges->len; i++) { | |
1689 | entry = g_ptr_array_index(crs_range_set.mem_64bit_ranges, i); | |
1690 | aml_append(crs, | |
1691 | aml_qword_memory(AML_POS_DECODE, AML_MIN_FIXED, | |
1692 | AML_MAX_FIXED, | |
1693 | AML_CACHEABLE, AML_READ_WRITE, | |
1694 | 0, entry->base, entry->limit, | |
1695 | 0, entry->limit - entry->base + 1)); | |
1696 | } | |
60efd429 | 1697 | } |
2b1c2e8e | 1698 | |
11fb99e6 | 1699 | #ifdef CONFIG_TPM |
43bc7f84 | 1700 | if (TPM_IS_TIS_ISA(tpm_find())) { |
2b1c2e8e IM |
1701 | aml_append(crs, aml_memory32_fixed(TPM_TIS_ADDR_BASE, |
1702 | TPM_TIS_ADDR_SIZE, AML_READ_WRITE)); | |
1703 | } | |
11fb99e6 | 1704 | #endif |
60efd429 IM |
1705 | aml_append(scope, aml_name_decl("_CRS", crs)); |
1706 | ||
d31c909e IM |
1707 | /* reserve GPE0 block resources */ |
1708 | dev = aml_device("GPE0"); | |
1709 | aml_append(dev, aml_name_decl("_HID", aml_string("PNP0A06"))); | |
1710 | aml_append(dev, aml_name_decl("_UID", aml_string("GPE0 resources"))); | |
1711 | /* device present, functioning, decoding, not shown in UI */ | |
1712 | aml_append(dev, aml_name_decl("_STA", aml_int(0xB))); | |
1713 | crs = aml_resource_template(); | |
1714 | aml_append(crs, | |
937d1b58 IM |
1715 | aml_io( |
1716 | AML_DECODE16, | |
1717 | pm->fadt.gpe0_blk.address, | |
1718 | pm->fadt.gpe0_blk.address, | |
1719 | 1, | |
1720 | pm->fadt.gpe0_blk.bit_width / 8) | |
d31c909e IM |
1721 | ); |
1722 | aml_append(dev, aml_name_decl("_CRS", crs)); | |
1723 | aml_append(scope, dev); | |
1724 | ||
2df5a7b5 | 1725 | crs_range_set_free(&crs_range_set); |
dcdca296 | 1726 | |
500b11ea | 1727 | /* reserve PCIHP resources */ |
df4008c9 | 1728 | if (pm->pcihp_io_len && (pm->pcihp_bridge_en || pm->pcihp_root_en)) { |
500b11ea IM |
1729 | dev = aml_device("PHPR"); |
1730 | aml_append(dev, aml_name_decl("_HID", aml_string("PNP0A06"))); | |
1731 | aml_append(dev, | |
1732 | aml_name_decl("_UID", aml_string("PCI Hotplug resources"))); | |
1733 | /* device present, functioning, decoding, not shown in UI */ | |
1734 | aml_append(dev, aml_name_decl("_STA", aml_int(0xB))); | |
1735 | crs = aml_resource_template(); | |
1736 | aml_append(crs, | |
ff80dc7f | 1737 | aml_io(AML_DECODE16, pm->pcihp_io_base, pm->pcihp_io_base, 1, |
500b11ea IM |
1738 | pm->pcihp_io_len) |
1739 | ); | |
1740 | aml_append(dev, aml_name_decl("_CRS", crs)); | |
1741 | aml_append(scope, dev); | |
1742 | } | |
41fa5c04 | 1743 | aml_append(dsdt, scope); |
500b11ea | 1744 | |
ebc3028f IM |
1745 | /* create S3_ / S4_ / S5_ packages if necessary */ |
1746 | scope = aml_scope("\\"); | |
1747 | if (!pm->s3_disabled) { | |
1748 | pkg = aml_package(4); | |
1749 | aml_append(pkg, aml_int(1)); /* PM1a_CNT.SLP_TYP */ | |
1750 | aml_append(pkg, aml_int(1)); /* PM1b_CNT.SLP_TYP, FIXME: not impl. */ | |
1751 | aml_append(pkg, aml_int(0)); /* reserved */ | |
1752 | aml_append(pkg, aml_int(0)); /* reserved */ | |
1753 | aml_append(scope, aml_name_decl("_S3", pkg)); | |
1754 | } | |
1755 | ||
1756 | if (!pm->s4_disabled) { | |
1757 | pkg = aml_package(4); | |
1758 | aml_append(pkg, aml_int(pm->s4_val)); /* PM1a_CNT.SLP_TYP */ | |
1759 | /* PM1b_CNT.SLP_TYP, FIXME: not impl. */ | |
1760 | aml_append(pkg, aml_int(pm->s4_val)); | |
1761 | aml_append(pkg, aml_int(0)); /* reserved */ | |
1762 | aml_append(pkg, aml_int(0)); /* reserved */ | |
1763 | aml_append(scope, aml_name_decl("_S4", pkg)); | |
1764 | } | |
1765 | ||
1766 | pkg = aml_package(4); | |
1767 | aml_append(pkg, aml_int(0)); /* PM1a_CNT.SLP_TYP */ | |
1768 | aml_append(pkg, aml_int(0)); /* PM1b_CNT.SLP_TYP not impl. */ | |
1769 | aml_append(pkg, aml_int(0)); /* reserved */ | |
1770 | aml_append(pkg, aml_int(0)); /* reserved */ | |
1771 | aml_append(scope, aml_name_decl("_S5", pkg)); | |
41fa5c04 | 1772 | aml_append(dsdt, scope); |
ebc3028f | 1773 | |
e2ec7568 GS |
1774 | /* create fw_cfg node, unconditionally */ |
1775 | { | |
e2ec7568 | 1776 | scope = aml_scope("\\_SB.PCI0"); |
0575c2fd | 1777 | fw_cfg_add_acpi_dsdt(scope, x86ms->fw_cfg); |
e2ec7568 GS |
1778 | aml_append(dsdt, scope); |
1779 | } | |
1780 | ||
7824df38 | 1781 | sb_scope = aml_scope("\\_SB"); |
72c194f7 | 1782 | { |
d3ecb22c | 1783 | Object *pci_host = acpi_get_i386_pci_host(); |
c0e427d6 | 1784 | |
8b35ab27 | 1785 | if (pci_host) { |
d3ecb22c | 1786 | PCIBus *bus = PCI_HOST_BRIDGE(pci_host)->bus; |
8b35ab27 IM |
1787 | Aml *scope = aml_scope("PCI0"); |
1788 | /* Scan all PCI buses. Generate tables to support hotplug. */ | |
6c36ec46 | 1789 | build_append_pci_bus_devices(scope, bus); |
02c10613 IM |
1790 | if (object_property_find(OBJECT(bus), ACPI_PCIHP_PROP_BSEL)) { |
1791 | build_append_pcihp_slots(scope, bus); | |
1792 | } | |
8b35ab27 | 1793 | aml_append(sb_scope, scope); |
72c194f7 | 1794 | } |
72c194f7 | 1795 | } |
4ab6cb4c | 1796 | |
11fb99e6 | 1797 | #ifdef CONFIG_TPM |
ac6dd31e | 1798 | if (TPM_IS_CRB(tpm)) { |
4ab6cb4c MAL |
1799 | dev = aml_device("TPM"); |
1800 | aml_append(dev, aml_name_decl("_HID", aml_string("MSFT0101"))); | |
5903646d SB |
1801 | aml_append(dev, aml_name_decl("_STR", |
1802 | aml_string("TPM 2.0 Device"))); | |
4ab6cb4c MAL |
1803 | crs = aml_resource_template(); |
1804 | aml_append(crs, aml_memory32_fixed(TPM_CRB_ADDR_BASE, | |
1805 | TPM_CRB_ADDR_SIZE, AML_READ_WRITE)); | |
1806 | aml_append(dev, aml_name_decl("_CRS", crs)); | |
1807 | ||
88b3648f | 1808 | aml_append(dev, aml_name_decl("_STA", aml_int(0xf))); |
5903646d | 1809 | aml_append(dev, aml_name_decl("_UID", aml_int(1))); |
4ab6cb4c | 1810 | |
ac6dd31e SB |
1811 | tpm_build_ppi_acpi(tpm, dev); |
1812 | ||
4ab6cb4c MAL |
1813 | aml_append(sb_scope, dev); |
1814 | } | |
11fb99e6 | 1815 | #endif |
4ab6cb4c | 1816 | |
c8a9899c SC |
1817 | if (pcms->sgx_epc.size != 0) { |
1818 | uint64_t epc_base = pcms->sgx_epc.base; | |
1819 | uint64_t epc_size = pcms->sgx_epc.size; | |
1820 | ||
1821 | dev = aml_device("EPC"); | |
1822 | aml_append(dev, aml_name_decl("_HID", aml_eisaid("INT0E0C"))); | |
1823 | aml_append(dev, aml_name_decl("_STR", | |
1824 | aml_unicode("Enclave Page Cache 1.0"))); | |
1825 | crs = aml_resource_template(); | |
1826 | aml_append(crs, | |
1827 | aml_qword_memory(AML_POS_DECODE, AML_MIN_FIXED, | |
1828 | AML_MAX_FIXED, AML_NON_CACHEABLE, | |
1829 | AML_READ_WRITE, 0, epc_base, | |
1830 | epc_base + epc_size - 1, 0, epc_size)); | |
1831 | aml_append(dev, aml_name_decl("_CRS", crs)); | |
1832 | ||
1833 | method = aml_method("_STA", 0, AML_NOTSERIALIZED); | |
1834 | aml_append(method, aml_return(aml_int(0x0f))); | |
1835 | aml_append(dev, method); | |
1836 | ||
1837 | aml_append(sb_scope, dev); | |
1838 | } | |
8b35ab27 | 1839 | aml_append(dsdt, sb_scope); |
72c194f7 | 1840 | |
d12dbd44 | 1841 | if (pm->pcihp_bridge_en || pm->pcihp_root_en) { |
219e638f IM |
1842 | bool has_pcnt; |
1843 | ||
ddab4d3f IM |
1844 | Object *pci_host = acpi_get_i386_pci_host(); |
1845 | PCIBus *bus = PCI_HOST_BRIDGE(pci_host)->bus; | |
1846 | ||
1847 | scope = aml_scope("\\_SB.PCI0"); | |
219e638f IM |
1848 | has_pcnt = build_append_notfication_callback(scope, bus); |
1849 | if (has_pcnt) { | |
1850 | aml_append(dsdt, scope); | |
1851 | } | |
ddab4d3f | 1852 | |
d12dbd44 IM |
1853 | scope = aml_scope("_GPE"); |
1854 | { | |
1855 | method = aml_method("_E01", 0, AML_NOTSERIALIZED); | |
219e638f IM |
1856 | if (has_pcnt) { |
1857 | aml_append(method, | |
1858 | aml_acquire(aml_name("\\_SB.PCI0.BLCK"), 0xFFFF)); | |
1859 | aml_append(method, aml_call0("\\_SB.PCI0.PCNT")); | |
1860 | aml_append(method, aml_release(aml_name("\\_SB.PCI0.BLCK"))); | |
1861 | } | |
d12dbd44 IM |
1862 | aml_append(scope, method); |
1863 | } | |
1864 | aml_append(dsdt, scope); | |
1865 | } | |
1866 | ||
011bb749 | 1867 | /* copy AML table into ACPI tables blob and patch header there */ |
41fa5c04 | 1868 | g_array_append_vals(table_data, dsdt->buf->data, dsdt->buf->len); |
5c142bc4 | 1869 | acpi_table_end(linker, &table); |
011bb749 | 1870 | free_aml_allocator(); |
72c194f7 MT |
1871 | } |
1872 | ||
43dde170 IM |
1873 | /* |
1874 | * IA-PC HPET (High Precision Event Timers) Specification (Revision: 1.0a) | |
1875 | * 3.2.4The ACPI 2.0 HPET Description Table (HPET) | |
1876 | */ | |
72c194f7 | 1877 | static void |
602b4582 MP |
1878 | build_hpet(GArray *table_data, BIOSLinker *linker, const char *oem_id, |
1879 | const char *oem_table_id) | |
72c194f7 | 1880 | { |
43dde170 IM |
1881 | AcpiTable table = { .sig = "HPET", .rev = 1, |
1882 | .oem_id = oem_id, .oem_table_id = oem_table_id }; | |
72c194f7 | 1883 | |
43dde170 | 1884 | acpi_table_begin(&table, table_data); |
72c194f7 MT |
1885 | /* Note timer_block_id value must be kept in sync with value advertised by |
1886 | * emulated hpet | |
1887 | */ | |
43dde170 IM |
1888 | /* Event Timer Block ID */ |
1889 | build_append_int_noprefix(table_data, 0x8086a201, 4); | |
1890 | /* BASE_ADDRESS */ | |
1891 | build_append_gas(table_data, AML_AS_SYSTEM_MEMORY, 0, 0, 0, HPET_BASE); | |
1892 | /* HPET Number */ | |
1893 | build_append_int_noprefix(table_data, 0, 1); | |
1894 | /* Main Counter Minimum Clock_tick in Periodic Mode */ | |
1895 | build_append_int_noprefix(table_data, 0, 2); | |
1896 | /* Page Protection And OEM Attribute */ | |
1897 | build_append_int_noprefix(table_data, 0, 1); | |
1898 | acpi_table_end(linker, &table); | |
72c194f7 MT |
1899 | } |
1900 | ||
11fb99e6 | 1901 | #ifdef CONFIG_TPM |
57cb8cfb IM |
1902 | /* |
1903 | * TCPA Description Table | |
1904 | * | |
1905 | * Following Level 00, Rev 00.37 of specs: | |
1906 | * http://www.trustedcomputinggroup.org/resources/tcg_acpi_specification | |
1907 | * 7.1.2 ACPI Table Layout | |
1908 | */ | |
711b20b4 | 1909 | static void |
602b4582 MP |
1910 | build_tpm_tcpa(GArray *table_data, BIOSLinker *linker, GArray *tcpalog, |
1911 | const char *oem_id, const char *oem_table_id) | |
711b20b4 | 1912 | { |
57cb8cfb IM |
1913 | unsigned log_addr_offset; |
1914 | AcpiTable table = { .sig = "TCPA", .rev = 2, | |
1915 | .oem_id = oem_id, .oem_table_id = oem_table_id }; | |
711b20b4 | 1916 | |
57cb8cfb IM |
1917 | acpi_table_begin(&table, table_data); |
1918 | /* Platform Class */ | |
1919 | build_append_int_noprefix(table_data, TPM_TCPA_ACPI_CLASS_CLIENT, 2); | |
1920 | /* Log Area Minimum Length (LAML) */ | |
1921 | build_append_int_noprefix(table_data, TPM_LOG_AREA_MINIMUM_SIZE, 4); | |
1922 | /* Log Area Start Address (LASA) */ | |
1923 | log_addr_offset = table_data->len; | |
1924 | build_append_int_noprefix(table_data, 0, 8); | |
1925 | ||
1926 | /* allocate/reserve space for TPM log area */ | |
1927 | acpi_data_push(tcpalog, TPM_LOG_AREA_MINIMUM_SIZE); | |
ad9671b8 | 1928 | bios_linker_loader_alloc(linker, ACPI_BUILD_TPMLOG_FILE, tcpalog, 1, |
42a5b308 | 1929 | false /* high memory */); |
711b20b4 | 1930 | /* log area start address to be filled by Guest linker */ |
57cb8cfb IM |
1931 | bios_linker_loader_add_pointer(linker, ACPI_BUILD_TABLE_FILE, |
1932 | log_addr_offset, 8, ACPI_BUILD_TPMLOG_FILE, 0); | |
711b20b4 | 1933 | |
57cb8cfb | 1934 | acpi_table_end(linker, &table); |
711b20b4 | 1935 | } |
11fb99e6 | 1936 | #endif |
711b20b4 | 1937 | |
d471bf3e PB |
1938 | #define HOLE_640K_START (640 * KiB) |
1939 | #define HOLE_640K_END (1 * MiB) | |
4926403c | 1940 | |
e5b6d55a IM |
1941 | /* |
1942 | * ACPI spec, Revision 3.0 | |
1943 | * 5.2.15 System Resource Affinity Table (SRAT) | |
1944 | */ | |
72c194f7 | 1945 | static void |
0e9b9eda | 1946 | build_srat(GArray *table_data, BIOSLinker *linker, MachineState *machine) |
72c194f7 | 1947 | { |
72c194f7 | 1948 | int i; |
e5b6d55a | 1949 | int numa_mem_start, slots; |
72c194f7 | 1950 | uint64_t mem_len, mem_base, next_base; |
5803fce3 | 1951 | MachineClass *mc = MACHINE_GET_CLASS(machine); |
f0bb276b | 1952 | X86MachineState *x86ms = X86_MACHINE(machine); |
80e5db30 | 1953 | const CPUArchIdList *apic_ids = mc->possible_cpu_arch_ids(machine); |
e77af21a JL |
1954 | int nb_numa_nodes = machine->numa_state->num_nodes; |
1955 | NodeInfo *numa_info = machine->numa_state->nodes; | |
255bf20f IM |
1956 | AcpiTable table = { .sig = "SRAT", .rev = 1, .oem_id = x86ms->oem_id, |
1957 | .oem_table_id = x86ms->oem_table_id }; | |
72c194f7 | 1958 | |
255bf20f IM |
1959 | acpi_table_begin(&table, table_data); |
1960 | build_append_int_noprefix(table_data, 1, 4); /* Reserved */ | |
1961 | build_append_int_noprefix(table_data, 0, 8); /* Reserved */ | |
72c194f7 | 1962 | |
5803fce3 | 1963 | for (i = 0; i < apic_ids->len; i++) { |
d41f3e75 | 1964 | int node_id = apic_ids->cpus[i].props.node_id; |
5eff33a2 | 1965 | uint32_t apic_id = apic_ids->cpus[i].arch_id; |
5803fce3 | 1966 | |
5eff33a2 | 1967 | if (apic_id < 255) { |
e5b6d55a IM |
1968 | /* 5.2.15.1 Processor Local APIC/SAPIC Affinity Structure */ |
1969 | build_append_int_noprefix(table_data, 0, 1); /* Type */ | |
1970 | build_append_int_noprefix(table_data, 16, 1); /* Length */ | |
1971 | /* Proximity Domain [7:0] */ | |
1972 | build_append_int_noprefix(table_data, node_id, 1); | |
1973 | build_append_int_noprefix(table_data, apic_id, 1); /* APIC ID */ | |
1974 | /* Flags, Table 5-36 */ | |
1975 | build_append_int_noprefix(table_data, 1, 4); | |
1976 | build_append_int_noprefix(table_data, 0, 1); /* Local SAPIC EID */ | |
1977 | /* Proximity Domain [31:8] */ | |
1978 | build_append_int_noprefix(table_data, 0, 3); | |
1979 | build_append_int_noprefix(table_data, 0, 4); /* Reserved */ | |
5eff33a2 | 1980 | } else { |
e5b6d55a IM |
1981 | /* |
1982 | * ACPI spec, Revision 4.0 | |
1983 | * 5.2.16.3 Processor Local x2APIC Affinity Structure | |
1984 | */ | |
1985 | build_append_int_noprefix(table_data, 2, 1); /* Type */ | |
1986 | build_append_int_noprefix(table_data, 24, 1); /* Length */ | |
1987 | build_append_int_noprefix(table_data, 0, 2); /* Reserved */ | |
1988 | /* Proximity Domain */ | |
1989 | build_append_int_noprefix(table_data, node_id, 4); | |
1990 | build_append_int_noprefix(table_data, apic_id, 4); /* X2APIC ID */ | |
1991 | /* Flags, Table 5-39 */ | |
1992 | build_append_int_noprefix(table_data, 1 /* Enabled */, 4); | |
1993 | build_append_int_noprefix(table_data, 0, 4); /* Clock Domain */ | |
1994 | build_append_int_noprefix(table_data, 0, 4); /* Reserved */ | |
1f3aba37 | 1995 | } |
72c194f7 MT |
1996 | } |
1997 | ||
72c194f7 MT |
1998 | /* the memory map is a bit tricky, it contains at least one hole |
1999 | * from 640k-1M and possibly another one from 3.5G-4G. | |
2000 | */ | |
2001 | next_base = 0; | |
e5b6d55a | 2002 | numa_mem_start = table_data->len; |
72c194f7 | 2003 | |
e77af21a | 2004 | for (i = 1; i < nb_numa_nodes + 1; ++i) { |
72c194f7 | 2005 | mem_base = next_base; |
e77af21a | 2006 | mem_len = numa_info[i - 1].node_mem; |
72c194f7 MT |
2007 | next_base = mem_base + mem_len; |
2008 | ||
4926403c EH |
2009 | /* Cut out the 640K hole */ |
2010 | if (mem_base <= HOLE_640K_START && | |
2011 | next_base > HOLE_640K_START) { | |
2012 | mem_len -= next_base - HOLE_640K_START; | |
2013 | if (mem_len > 0) { | |
e5b6d55a | 2014 | build_srat_memory(table_data, mem_base, mem_len, i - 1, |
4926403c EH |
2015 | MEM_AFFINITY_ENABLED); |
2016 | } | |
2017 | ||
2018 | /* Check for the rare case: 640K < RAM < 1M */ | |
2019 | if (next_base <= HOLE_640K_END) { | |
2020 | next_base = HOLE_640K_END; | |
2021 | continue; | |
2022 | } | |
2023 | mem_base = HOLE_640K_END; | |
2024 | mem_len = next_base - HOLE_640K_END; | |
2025 | } | |
2026 | ||
72c194f7 | 2027 | /* Cut out the ACPI_PCI hole */ |
f0bb276b PB |
2028 | if (mem_base <= x86ms->below_4g_mem_size && |
2029 | next_base > x86ms->below_4g_mem_size) { | |
2030 | mem_len -= next_base - x86ms->below_4g_mem_size; | |
72c194f7 | 2031 | if (mem_len > 0) { |
e5b6d55a | 2032 | build_srat_memory(table_data, mem_base, mem_len, i - 1, |
64b83136 | 2033 | MEM_AFFINITY_ENABLED); |
72c194f7 | 2034 | } |
4ab4c330 | 2035 | mem_base = x86ms->above_4g_mem_start; |
f0bb276b | 2036 | mem_len = next_base - x86ms->below_4g_mem_size; |
6cf6fe39 | 2037 | next_base = mem_base + mem_len; |
72c194f7 | 2038 | } |
16b42263 DL |
2039 | |
2040 | if (mem_len > 0) { | |
e5b6d55a | 2041 | build_srat_memory(table_data, mem_base, mem_len, i - 1, |
16b42263 DL |
2042 | MEM_AFFINITY_ENABLED); |
2043 | } | |
72c194f7 | 2044 | } |
c3b0cf6e VV |
2045 | |
2046 | if (machine->nvdimms_state->is_enabled) { | |
2047 | nvdimm_build_srat(table_data); | |
2048 | } | |
2049 | ||
11058123 YZ |
2050 | sgx_epc_build_srat(table_data); |
2051 | ||
e5b6d55a IM |
2052 | /* |
2053 | * TODO: this part is not in ACPI spec and current linux kernel boots fine | |
2054 | * without these entries. But I recall there were issues the last time I | |
2055 | * tried to remove it with some ancient guest OS, however I can't remember | |
2056 | * what that was so keep this around for now | |
2057 | */ | |
2058 | slots = (table_data->len - numa_mem_start) / 40 /* mem affinity len */; | |
e77af21a | 2059 | for (; slots < nb_numa_nodes + 2; slots++) { |
e5b6d55a | 2060 | build_srat_memory(table_data, 0, 0, 0, MEM_AFFINITY_NOFLAGS); |
72c194f7 MT |
2061 | } |
2062 | ||
dbb6da8b IM |
2063 | /* |
2064 | * Entry is required for Windows to enable memory hotplug in OS | |
2065 | * and for Linux to enable SWIOTLB when booted with less than | |
2066 | * 4G of RAM. Windows works better if the entry sets proximity | |
2067 | * to the highest NUMA node in the machine. | |
2068 | * Memory devices may override proximity set by this entry, | |
2069 | * providing _PXM method if necessary. | |
2070 | */ | |
75d5f343 | 2071 | if (machine->device_memory) { |
e5b6d55a | 2072 | build_srat_memory(table_data, machine->device_memory->base, |
75d5f343 DH |
2073 | memory_region_size(&machine->device_memory->mr), |
2074 | nb_numa_nodes - 1, | |
dbb6da8b | 2075 | MEM_AFFINITY_HOTPLUGGABLE | MEM_AFFINITY_ENABLED); |
cec65193 IM |
2076 | } |
2077 | ||
255bf20f | 2078 | acpi_table_end(linker, &table); |
72c194f7 MT |
2079 | } |
2080 | ||
26863366 | 2081 | /* |
bad5cfcd | 2082 | * Insert DMAR scope for PCI bridges and endpoint devices |
26863366 XW |
2083 | */ |
2084 | static void | |
2085 | insert_scope(PCIBus *bus, PCIDevice *dev, void *opaque) | |
2086 | { | |
91a6b975 IM |
2087 | const size_t device_scope_size = 6 /* device scope structure */ + |
2088 | 2 /* 1 path entry */; | |
26863366 | 2089 | GArray *scope_blob = opaque; |
26863366 XW |
2090 | |
2091 | if (object_dynamic_cast(OBJECT(dev), TYPE_PCI_BRIDGE)) { | |
2092 | /* Dmar Scope Type: 0x02 for PCI Bridge */ | |
2093 | build_append_int_noprefix(scope_blob, 0x02, 1); | |
2094 | } else { | |
2095 | /* Dmar Scope Type: 0x01 for PCI Endpoint Device */ | |
2096 | build_append_int_noprefix(scope_blob, 0x01, 1); | |
2097 | } | |
2098 | ||
2099 | /* length */ | |
91a6b975 | 2100 | build_append_int_noprefix(scope_blob, device_scope_size, 1); |
26863366 XW |
2101 | /* reserved */ |
2102 | build_append_int_noprefix(scope_blob, 0, 2); | |
2103 | /* enumeration_id */ | |
2104 | build_append_int_noprefix(scope_blob, 0, 1); | |
2105 | /* bus */ | |
2106 | build_append_int_noprefix(scope_blob, pci_bus_num(bus), 1); | |
2107 | /* device */ | |
2108 | build_append_int_noprefix(scope_blob, PCI_SLOT(dev->devfn), 1); | |
2109 | /* function */ | |
2110 | build_append_int_noprefix(scope_blob, PCI_FUNC(dev->devfn), 1); | |
2111 | } | |
2112 | ||
2113 | /* For a given PCI host bridge, walk and insert DMAR scope */ | |
2114 | static int | |
2115 | dmar_host_bridges(Object *obj, void *opaque) | |
2116 | { | |
2117 | GArray *scope_blob = opaque; | |
2118 | ||
2119 | if (object_dynamic_cast(obj, TYPE_PCI_HOST_BRIDGE)) { | |
2120 | PCIBus *bus = PCI_HOST_BRIDGE(obj)->bus; | |
2121 | ||
2122 | if (bus && !pci_bus_bypass_iommu(bus)) { | |
2914fc61 | 2123 | pci_for_each_device_under_bus(bus, insert_scope, scope_blob); |
26863366 XW |
2124 | } |
2125 | } | |
2126 | ||
2127 | return 0; | |
2128 | } | |
2129 | ||
d46114f9 | 2130 | /* |
91a6b975 IM |
2131 | * Intel ® Virtualization Technology for Directed I/O |
2132 | * Architecture Specification. Revision 3.3 | |
2133 | * 8.1 DMA Remapping Reporting Structure | |
d46114f9 | 2134 | */ |
d4eb9119 | 2135 | static void |
602b4582 MP |
2136 | build_dmar_q35(GArray *table_data, BIOSLinker *linker, const char *oem_id, |
2137 | const char *oem_table_id) | |
d4eb9119 | 2138 | { |
d46114f9 | 2139 | uint8_t dmar_flags = 0; |
91a6b975 IM |
2140 | uint8_t rsvd10[10] = {}; |
2141 | /* Root complex IOAPIC uses one path only */ | |
2142 | const size_t ioapic_scope_size = 6 /* device scope structure */ + | |
2143 | 2 /* 1 path entry */; | |
d46114f9 | 2144 | X86IOMMUState *iommu = x86_iommu_get_default(); |
37f51384 | 2145 | IntelIOMMUState *intel_iommu = INTEL_IOMMU_DEVICE(iommu); |
26863366 XW |
2146 | GArray *scope_blob = g_array_new(false, true, 1); |
2147 | ||
91a6b975 IM |
2148 | AcpiTable table = { .sig = "DMAR", .rev = 1, .oem_id = oem_id, |
2149 | .oem_table_id = oem_table_id }; | |
2150 | ||
26863366 XW |
2151 | /* |
2152 | * A PCI bus walk, for each PCI host bridge. | |
2153 | * Insert scope for each PCI bridge and endpoint device which | |
2154 | * is attached to a bus with iommu enabled. | |
2155 | */ | |
2156 | object_child_foreach_recursive(object_get_root(), | |
2157 | dmar_host_bridges, scope_blob); | |
d46114f9 PX |
2158 | |
2159 | assert(iommu); | |
a924b3d8 | 2160 | if (x86_iommu_ir_supported(iommu)) { |
d46114f9 PX |
2161 | dmar_flags |= 0x1; /* Flags: 0x1: INT_REMAP */ |
2162 | } | |
d4eb9119 | 2163 | |
91a6b975 IM |
2164 | acpi_table_begin(&table, table_data); |
2165 | /* Host Address Width */ | |
2166 | build_append_int_noprefix(table_data, intel_iommu->aw_bits - 1, 1); | |
2167 | build_append_int_noprefix(table_data, dmar_flags, 1); /* Flags */ | |
2168 | g_array_append_vals(table_data, rsvd10, sizeof(rsvd10)); /* Reserved */ | |
2169 | ||
2170 | /* 8.3 DMAR Remapping Hardware Unit Definition structure */ | |
2171 | build_append_int_noprefix(table_data, 0, 2); /* Type */ | |
2172 | /* Length */ | |
2173 | build_append_int_noprefix(table_data, | |
2174 | 16 + ioapic_scope_size + scope_blob->len, 2); | |
2175 | /* Flags */ | |
2176 | build_append_int_noprefix(table_data, 0 /* Don't include all pci device */ , | |
2177 | 1); | |
2178 | build_append_int_noprefix(table_data, 0 , 1); /* Reserved */ | |
2179 | build_append_int_noprefix(table_data, 0 , 2); /* Segment Number */ | |
2180 | /* Register Base Address */ | |
2181 | build_append_int_noprefix(table_data, Q35_HOST_BRIDGE_IOMMU_ADDR , 8); | |
d4eb9119 | 2182 | |
cfc13df4 PX |
2183 | /* Scope definition for the root-complex IOAPIC. See VT-d spec |
2184 | * 8.3.1 (version Oct. 2014 or later). */ | |
91a6b975 IM |
2185 | build_append_int_noprefix(table_data, 0x03 /* IOAPIC */, 1); /* Type */ |
2186 | build_append_int_noprefix(table_data, ioapic_scope_size, 1); /* Length */ | |
2187 | build_append_int_noprefix(table_data, 0, 2); /* Reserved */ | |
2188 | /* Enumeration ID */ | |
2189 | build_append_int_noprefix(table_data, ACPI_BUILD_IOAPIC_ID, 1); | |
2190 | /* Start Bus Number */ | |
2191 | build_append_int_noprefix(table_data, Q35_PSEUDO_BUS_PLATFORM, 1); | |
2192 | /* Path, {Device, Function} pair */ | |
2193 | build_append_int_noprefix(table_data, PCI_SLOT(Q35_PSEUDO_DEVFN_IOAPIC), 1); | |
2194 | build_append_int_noprefix(table_data, PCI_FUNC(Q35_PSEUDO_DEVFN_IOAPIC), 1); | |
cfc13df4 | 2195 | |
26863366 XW |
2196 | /* Add scope found above */ |
2197 | g_array_append_vals(table_data, scope_blob->data, scope_blob->len); | |
2198 | g_array_free(scope_blob, true); | |
2199 | ||
bd2baacc | 2200 | if (iommu->dt_supported) { |
91a6b975 IM |
2201 | /* 8.5 Root Port ATS Capability Reporting Structure */ |
2202 | build_append_int_noprefix(table_data, 2, 2); /* Type */ | |
2203 | build_append_int_noprefix(table_data, 8, 2); /* Length */ | |
2204 | build_append_int_noprefix(table_data, 1 /* ALL_PORTS */, 1); /* Flags */ | |
2205 | build_append_int_noprefix(table_data, 0, 1); /* Reserved */ | |
2206 | build_append_int_noprefix(table_data, 0, 2); /* Segment Number */ | |
bd2baacc JW |
2207 | } |
2208 | ||
91a6b975 | 2209 | acpi_table_end(linker, &table); |
d4eb9119 | 2210 | } |
14cda350 LA |
2211 | |
2212 | /* | |
2213 | * Windows ACPI Emulated Devices Table | |
2214 | * (Version 1.0 - April 6, 2009) | |
2215 | * Spec: http://download.microsoft.com/download/7/E/7/7E7662CF-CBEA-470B-A97E-CE7CE0D98DC2/WAET.docx | |
2216 | * | |
2217 | * Helpful to speedup Windows guests and ignored by others. | |
2218 | */ | |
2219 | static void | |
602b4582 MP |
2220 | build_waet(GArray *table_data, BIOSLinker *linker, const char *oem_id, |
2221 | const char *oem_table_id) | |
14cda350 | 2222 | { |
eaa50764 IM |
2223 | AcpiTable table = { .sig = "WAET", .rev = 1, .oem_id = oem_id, |
2224 | .oem_table_id = oem_table_id }; | |
14cda350 | 2225 | |
eaa50764 | 2226 | acpi_table_begin(&table, table_data); |
14cda350 LA |
2227 | /* |
2228 | * Set "ACPI PM timer good" flag. | |
2229 | * | |
2230 | * Tells Windows guests that our ACPI PM timer is reliable in the | |
2231 | * sense that guest can read it only once to obtain a reliable value. | |
2232 | * Which avoids costly VMExits caused by guest re-reading it unnecessarily. | |
2233 | */ | |
2234 | build_append_int_noprefix(table_data, 1 << 1 /* ACPI PM timer good */, 4); | |
eaa50764 | 2235 | acpi_table_end(linker, &table); |
14cda350 LA |
2236 | } |
2237 | ||
fb9f5926 DK |
2238 | /* |
2239 | * IVRS table as specified in AMD IOMMU Specification v2.62, Section 5.2 | |
2240 | * accessible here http://support.amd.com/TechDocs/48882_IOMMU.pdf | |
2241 | */ | |
c028818d BS |
2242 | #define IOAPIC_SB_DEVID (uint64_t)PCI_BUILD_BDF(0, PCI_DEVFN(0x14, 0)) |
2243 | ||
977aff10 AW |
2244 | /* |
2245 | * Insert IVHD entry for device and recurse, insert alias, or insert range as | |
2246 | * necessary for the PCI topology. | |
2247 | */ | |
2248 | static void | |
2249 | insert_ivhd(PCIBus *bus, PCIDevice *dev, void *opaque) | |
2250 | { | |
2251 | GArray *table_data = opaque; | |
2252 | uint32_t entry; | |
2253 | ||
2254 | /* "Select" IVHD entry, type 0x2 */ | |
2255 | entry = PCI_BUILD_BDF(pci_bus_num(bus), dev->devfn) << 8 | 0x2; | |
2256 | build_append_int_noprefix(table_data, entry, 4); | |
2257 | ||
2258 | if (object_dynamic_cast(OBJECT(dev), TYPE_PCI_BRIDGE)) { | |
2259 | PCIBus *sec_bus = pci_bridge_get_sec_bus(PCI_BRIDGE(dev)); | |
2260 | uint8_t sec = pci_bus_num(sec_bus); | |
2261 | uint8_t sub = dev->config[PCI_SUBORDINATE_BUS]; | |
2262 | ||
2263 | if (pci_bus_is_express(sec_bus)) { | |
2264 | /* | |
2265 | * Walk the bus if there are subordinates, otherwise use a range | |
2266 | * to cover an entire leaf bus. We could potentially also use a | |
2267 | * range for traversed buses, but we'd need to take care not to | |
2268 | * create both Select and Range entries covering the same device. | |
2269 | * This is easier and potentially more compact. | |
2270 | * | |
2271 | * An example bare metal system seems to use Select entries for | |
2272 | * root ports without a slot (ie. built-ins) and Range entries | |
2273 | * when there is a slot. The same system also only hard-codes | |
2274 | * the alias range for an onboard PCIe-to-PCI bridge, apparently | |
2275 | * making no effort to support nested bridges. We attempt to | |
2276 | * be more thorough here. | |
2277 | */ | |
2278 | if (sec == sub) { /* leaf bus */ | |
2279 | /* "Start of Range" IVHD entry, type 0x3 */ | |
2280 | entry = PCI_BUILD_BDF(sec, PCI_DEVFN(0, 0)) << 8 | 0x3; | |
2281 | build_append_int_noprefix(table_data, entry, 4); | |
2282 | /* "End of Range" IVHD entry, type 0x4 */ | |
2283 | entry = PCI_BUILD_BDF(sub, PCI_DEVFN(31, 7)) << 8 | 0x4; | |
2284 | build_append_int_noprefix(table_data, entry, 4); | |
2285 | } else { | |
2286 | pci_for_each_device(sec_bus, sec, insert_ivhd, table_data); | |
2287 | } | |
2288 | } else { | |
2289 | /* | |
2290 | * If the secondary bus is conventional, then we need to create an | |
2291 | * Alias range for everything downstream. The range covers the | |
2292 | * first devfn on the secondary bus to the last devfn on the | |
2293 | * subordinate bus. The alias target depends on legacy versus | |
2294 | * express bridges, just as in pci_device_iommu_address_space(). | |
2295 | * DeviceIDa vs DeviceIDb as per the AMD IOMMU spec. | |
2296 | */ | |
2297 | uint16_t dev_id_a, dev_id_b; | |
2298 | ||
2299 | dev_id_a = PCI_BUILD_BDF(sec, PCI_DEVFN(0, 0)); | |
2300 | ||
2301 | if (pci_is_express(dev) && | |
2302 | pcie_cap_get_type(dev) == PCI_EXP_TYPE_PCI_BRIDGE) { | |
2303 | dev_id_b = dev_id_a; | |
2304 | } else { | |
2305 | dev_id_b = PCI_BUILD_BDF(pci_bus_num(bus), dev->devfn); | |
2306 | } | |
2307 | ||
2308 | /* "Alias Start of Range" IVHD entry, type 0x43, 8 bytes */ | |
2309 | build_append_int_noprefix(table_data, dev_id_a << 8 | 0x43, 4); | |
2310 | build_append_int_noprefix(table_data, dev_id_b << 8 | 0x0, 4); | |
2311 | ||
2312 | /* "End of Range" IVHD entry, type 0x4 */ | |
2313 | entry = PCI_BUILD_BDF(sub, PCI_DEVFN(31, 7)) << 8 | 0x4; | |
2314 | build_append_int_noprefix(table_data, entry, 4); | |
2315 | } | |
2316 | } | |
2317 | } | |
2318 | ||
2319 | /* For all PCI host bridges, walk and insert IVHD entries */ | |
2320 | static int | |
2321 | ivrs_host_bridges(Object *obj, void *opaque) | |
2322 | { | |
2323 | GArray *ivhd_blob = opaque; | |
2324 | ||
2325 | if (object_dynamic_cast(obj, TYPE_PCI_HOST_BRIDGE)) { | |
2326 | PCIBus *bus = PCI_HOST_BRIDGE(obj)->bus; | |
2327 | ||
dec2f563 | 2328 | if (bus && !pci_bus_bypass_iommu(bus)) { |
2914fc61 | 2329 | pci_for_each_device_under_bus(bus, insert_ivhd, ivhd_blob); |
977aff10 AW |
2330 | } |
2331 | } | |
2332 | ||
2333 | return 0; | |
2334 | } | |
2335 | ||
fb9f5926 | 2336 | static void |
602b4582 MP |
2337 | build_amd_iommu(GArray *table_data, BIOSLinker *linker, const char *oem_id, |
2338 | const char *oem_table_id) | |
fb9f5926 | 2339 | { |
977aff10 | 2340 | int ivhd_table_len = 24; |
fb9f5926 | 2341 | AMDVIState *s = AMD_IOMMU_DEVICE(x86_iommu_get_default()); |
977aff10 | 2342 | GArray *ivhd_blob = g_array_new(false, true, 1); |
b0a45ff6 IM |
2343 | AcpiTable table = { .sig = "IVRS", .rev = 1, .oem_id = oem_id, |
2344 | .oem_table_id = oem_table_id }; | |
fb9f5926 | 2345 | |
b0a45ff6 | 2346 | acpi_table_begin(&table, table_data); |
fb9f5926 DK |
2347 | /* IVinfo - IO virtualization information common to all |
2348 | * IOMMU units in a system | |
2349 | */ | |
2350 | build_append_int_noprefix(table_data, 40UL << 8/* PASize */, 4); | |
2351 | /* reserved */ | |
2352 | build_append_int_noprefix(table_data, 0, 8); | |
2353 | ||
2354 | /* IVHD definition - type 10h */ | |
2355 | build_append_int_noprefix(table_data, 0x10, 1); | |
2356 | /* virtualization flags */ | |
2357 | build_append_int_noprefix(table_data, | |
2358 | (1UL << 0) | /* HtTunEn */ | |
2359 | (1UL << 4) | /* iotblSup */ | |
2360 | (1UL << 6) | /* PrefSup */ | |
2361 | (1UL << 7), /* PPRSup */ | |
2362 | 1); | |
c028818d | 2363 | |
977aff10 AW |
2364 | /* |
2365 | * A PCI bus walk, for each PCI host bridge, is necessary to create a | |
2366 | * complete set of IVHD entries. Do this into a separate blob so that we | |
2367 | * can calculate the total IVRS table length here and then append the new | |
2368 | * blob further below. Fall back to an entry covering all devices, which | |
2369 | * is sufficient when no aliases are present. | |
2370 | */ | |
2371 | object_child_foreach_recursive(object_get_root(), | |
2372 | ivrs_host_bridges, ivhd_blob); | |
2373 | ||
2374 | if (!ivhd_blob->len) { | |
2375 | /* | |
2376 | * Type 1 device entry reporting all devices | |
2377 | * These are 4-byte device entries currently reporting the range of | |
2378 | * Refer to Spec - Table 95:IVHD Device Entry Type Codes(4-byte) | |
2379 | */ | |
2380 | build_append_int_noprefix(ivhd_blob, 0x0000001, 4); | |
2381 | } | |
2382 | ||
2383 | ivhd_table_len += ivhd_blob->len; | |
2384 | ||
c028818d BS |
2385 | /* |
2386 | * When interrupt remapping is supported, we add a special IVHD device | |
2387 | * for type IO-APIC. | |
2388 | */ | |
a924b3d8 | 2389 | if (x86_iommu_ir_supported(x86_iommu_get_default())) { |
c028818d BS |
2390 | ivhd_table_len += 8; |
2391 | } | |
977aff10 | 2392 | |
fb9f5926 | 2393 | /* IVHD length */ |
c028818d | 2394 | build_append_int_noprefix(table_data, ivhd_table_len, 2); |
fb9f5926 | 2395 | /* DeviceID */ |
531f50ab PMD |
2396 | build_append_int_noprefix(table_data, |
2397 | object_property_get_int(OBJECT(&s->pci), "addr", | |
2398 | &error_abort), 2); | |
fb9f5926 | 2399 | /* Capability offset */ |
ae097d8f | 2400 | build_append_int_noprefix(table_data, s->pci.capab_offset, 2); |
fb9f5926 DK |
2401 | /* IOMMU base address */ |
2402 | build_append_int_noprefix(table_data, s->mmio.addr, 8); | |
2403 | /* PCI Segment Group */ | |
2404 | build_append_int_noprefix(table_data, 0, 2); | |
2405 | /* IOMMU info */ | |
2406 | build_append_int_noprefix(table_data, 0, 2); | |
2407 | /* IOMMU Feature Reporting */ | |
2408 | build_append_int_noprefix(table_data, | |
2409 | (48UL << 30) | /* HATS */ | |
2410 | (48UL << 28) | /* GATS */ | |
12499b23 BS |
2411 | (1UL << 2) | /* GTSup */ |
2412 | (1UL << 6), /* GASup */ | |
fb9f5926 | 2413 | 4); |
977aff10 AW |
2414 | |
2415 | /* IVHD entries as found above */ | |
2416 | g_array_append_vals(table_data, ivhd_blob->data, ivhd_blob->len); | |
2417 | g_array_free(ivhd_blob, TRUE); | |
fb9f5926 | 2418 | |
c028818d BS |
2419 | /* |
2420 | * Add a special IVHD device type. | |
2421 | * Refer to spec - Table 95: IVHD device entry type codes | |
2422 | * | |
2423 | * Linux IOMMU driver checks for the special IVHD device (type IO-APIC). | |
2424 | * See Linux kernel commit 'c2ff5cf5294bcbd7fa50f7d860e90a66db7e5059' | |
2425 | */ | |
a924b3d8 | 2426 | if (x86_iommu_ir_supported(x86_iommu_get_default())) { |
c028818d BS |
2427 | build_append_int_noprefix(table_data, |
2428 | (0x1ull << 56) | /* type IOAPIC */ | |
2429 | (IOAPIC_SB_DEVID << 40) | /* IOAPIC devid */ | |
2430 | 0x48, /* special device */ | |
2431 | 8); | |
2432 | } | |
b0a45ff6 | 2433 | acpi_table_end(linker, &table); |
fb9f5926 | 2434 | } |
d4eb9119 | 2435 | |
72c194f7 MT |
2436 | typedef |
2437 | struct AcpiBuildState { | |
2438 | /* Copy of table in RAM (for patching). */ | |
339240b5 | 2439 | MemoryRegion *table_mr; |
72c194f7 MT |
2440 | /* Is table patched? */ |
2441 | uint8_t patched; | |
d70414a5 | 2442 | void *rsdp; |
339240b5 PB |
2443 | MemoryRegion *rsdp_mr; |
2444 | MemoryRegion *linker_mr; | |
72c194f7 MT |
2445 | } AcpiBuildState; |
2446 | ||
2447 | static bool acpi_get_mcfg(AcpiMcfgInfo *mcfg) | |
2448 | { | |
2449 | Object *pci_host; | |
2450 | QObject *o; | |
72c194f7 | 2451 | |
ca6c1855 | 2452 | pci_host = acpi_get_i386_pci_host(); |
c0e427d6 JS |
2453 | if (!pci_host) { |
2454 | return false; | |
2455 | } | |
72c194f7 MT |
2456 | |
2457 | o = object_property_get_qobject(pci_host, PCIE_HOST_MCFG_BASE, NULL); | |
2458 | if (!o) { | |
2459 | return false; | |
2460 | } | |
c309434e | 2461 | mcfg->base = qnum_get_uint(qobject_to(QNum, o)); |
cb3e7f08 | 2462 | qobject_unref(o); |
c309434e | 2463 | if (mcfg->base == PCIE_BASE_ADDR_UNMAPPED) { |
fe4970ad IM |
2464 | return false; |
2465 | } | |
72c194f7 MT |
2466 | |
2467 | o = object_property_get_qobject(pci_host, PCIE_HOST_MCFG_SIZE, NULL); | |
2468 | assert(o); | |
c309434e | 2469 | mcfg->size = qnum_get_uint(qobject_to(QNum, o)); |
cb3e7f08 | 2470 | qobject_unref(o); |
72c194f7 MT |
2471 | return true; |
2472 | } | |
2473 | ||
2474 | static | |
3d3ebcad | 2475 | void acpi_build(AcpiBuildTables *tables, MachineState *machine) |
72c194f7 | 2476 | { |
3d3ebcad | 2477 | PCMachineState *pcms = PC_MACHINE(machine); |
bb292f5a | 2478 | PCMachineClass *pcmc = PC_MACHINE_GET_CLASS(pcms); |
f0bb276b | 2479 | X86MachineState *x86ms = X86_MACHINE(machine); |
36efa250 | 2480 | DeviceState *iommu = pcms->iommu; |
72c194f7 | 2481 | GArray *table_offsets; |
41fa5c04 | 2482 | unsigned facs, dsdt, rsdt, fadt; |
72c194f7 MT |
2483 | AcpiPmInfo pm; |
2484 | AcpiMiscInfo misc; | |
2485 | AcpiMcfgInfo mcfg; | |
c0e427d6 | 2486 | Range pci_hole = {}, pci_hole64 = {}; |
72c194f7 | 2487 | uint8_t *u; |
07fb6176 | 2488 | size_t aml_len = 0; |
7c2c1fa5 | 2489 | GArray *tables_blob = tables->table_data; |
ae123749 | 2490 | AcpiSlicOem slic_oem = { .id = NULL, .table_id = NULL }; |
d03637bc | 2491 | Object *vmgenid_dev; |
602b4582 MP |
2492 | char *oem_id; |
2493 | char *oem_table_id; | |
72c194f7 | 2494 | |
0e11fc69 | 2495 | acpi_get_pm_info(machine, &pm); |
72c194f7 | 2496 | acpi_get_misc_info(&misc); |
01c9742d | 2497 | acpi_get_pci_holes(&pci_hole, &pci_hole64); |
ae123749 | 2498 | acpi_get_slic_oem(&slic_oem); |
72c194f7 | 2499 | |
602b4582 MP |
2500 | if (slic_oem.id) { |
2501 | oem_id = slic_oem.id; | |
2502 | } else { | |
d07b2286 | 2503 | oem_id = x86ms->oem_id; |
602b4582 MP |
2504 | } |
2505 | ||
2506 | if (slic_oem.table_id) { | |
2507 | oem_table_id = slic_oem.table_id; | |
2508 | } else { | |
d07b2286 | 2509 | oem_table_id = x86ms->oem_table_id; |
602b4582 MP |
2510 | } |
2511 | ||
72c194f7 MT |
2512 | table_offsets = g_array_new(false, true /* clear */, |
2513 | sizeof(uint32_t)); | |
8b310fc4 | 2514 | ACPI_BUILD_DPRINTF("init ACPI tables\n"); |
72c194f7 | 2515 | |
ad9671b8 IM |
2516 | bios_linker_loader_alloc(tables->linker, |
2517 | ACPI_BUILD_TABLE_FILE, tables_blob, | |
72c194f7 MT |
2518 | 64 /* Ensure FACS is aligned */, |
2519 | false /* high memory */); | |
2520 | ||
2521 | /* | |
2522 | * FACS is pointed to by FADT. | |
2523 | * We place it first since it's the only table that has alignment | |
2524 | * requirements. | |
2525 | */ | |
7c2c1fa5 | 2526 | facs = tables_blob->len; |
009180bd | 2527 | build_facs(tables_blob); |
72c194f7 MT |
2528 | |
2529 | /* DSDT is pointed to by FADT */ | |
7c2c1fa5 | 2530 | dsdt = tables_blob->len; |
01c9742d MA |
2531 | build_dsdt(tables_blob, tables->linker, &pm, &misc, |
2532 | &pci_hole, &pci_hole64, machine); | |
72c194f7 | 2533 | |
07fb6176 PB |
2534 | /* Count the size of the DSDT and SSDT, we will need it for legacy |
2535 | * sizing of ACPI tables. | |
2536 | */ | |
7c2c1fa5 | 2537 | aml_len += tables_blob->len - dsdt; |
07fb6176 | 2538 | |
72c194f7 | 2539 | /* ACPI tables pointed to by RSDT */ |
41fa5c04 | 2540 | fadt = tables_blob->len; |
7c2c1fa5 | 2541 | acpi_add_table(table_offsets, tables_blob); |
937d1b58 IM |
2542 | pm.fadt.facs_tbl_offset = &facs; |
2543 | pm.fadt.dsdt_tbl_offset = &dsdt; | |
2544 | pm.fadt.xdsdt_tbl_offset = &dsdt; | |
602b4582 | 2545 | build_fadt(tables_blob, tables->linker, &pm.fadt, oem_id, oem_table_id); |
41fa5c04 | 2546 | aml_len += tables_blob->len - fadt; |
72c194f7 | 2547 | |
7c2c1fa5 | 2548 | acpi_add_table(table_offsets, tables_blob); |
eb66ffab | 2549 | acpi_build_madt(tables_blob, tables->linker, x86ms, |
f4a06e59 | 2550 | x86ms->oem_id, x86ms->oem_table_id); |
9ac1c4c0 | 2551 | |
8486f12f ED |
2552 | #ifdef CONFIG_ACPI_ERST |
2553 | { | |
2554 | Object *erst_dev; | |
2555 | erst_dev = find_erst_dev(); | |
2556 | if (erst_dev) { | |
2557 | acpi_add_table(table_offsets, tables_blob); | |
2558 | build_erst(tables_blob, tables->linker, erst_dev, | |
2559 | x86ms->oem_id, x86ms->oem_table_id); | |
2560 | } | |
2561 | } | |
2562 | #endif | |
2563 | ||
d03637bc BW |
2564 | vmgenid_dev = find_vmgenid_dev(); |
2565 | if (vmgenid_dev) { | |
2566 | acpi_add_table(table_offsets, tables_blob); | |
2567 | vmgenid_build_acpi(VMGENID(vmgenid_dev), tables_blob, | |
d07b2286 | 2568 | tables->vmgenid, tables->linker, x86ms->oem_id); |
d03637bc BW |
2569 | } |
2570 | ||
72c194f7 | 2571 | if (misc.has_hpet) { |
7c2c1fa5 | 2572 | acpi_add_table(table_offsets, tables_blob); |
d07b2286 MP |
2573 | build_hpet(tables_blob, tables->linker, x86ms->oem_id, |
2574 | x86ms->oem_table_id); | |
711b20b4 | 2575 | } |
11fb99e6 | 2576 | #ifdef CONFIG_TPM |
5cb18b3d | 2577 | if (misc.tpm_version != TPM_VERSION_UNSPEC) { |
7e7c1b84 SB |
2578 | if (misc.tpm_version == TPM_VERSION_1_2) { |
2579 | acpi_add_table(table_offsets, tables_blob); | |
602b4582 | 2580 | build_tpm_tcpa(tables_blob, tables->linker, tables->tcpalog, |
d07b2286 | 2581 | x86ms->oem_id, x86ms->oem_table_id); |
7e7c1b84 | 2582 | } else { /* TPM_VERSION_2_0 */ |
72d97b3a | 2583 | acpi_add_table(table_offsets, tables_blob); |
602b4582 | 2584 | build_tpm2(tables_blob, tables->linker, tables->tcpalog, |
d07b2286 | 2585 | x86ms->oem_id, x86ms->oem_table_id); |
5cb18b3d | 2586 | } |
72c194f7 | 2587 | } |
11fb99e6 | 2588 | #endif |
e77af21a | 2589 | if (machine->numa_state->num_nodes) { |
7c2c1fa5 | 2590 | acpi_add_table(table_offsets, tables_blob); |
3d3ebcad | 2591 | build_srat(tables_blob, tables->linker, machine); |
118154b7 | 2592 | if (machine->numa_state->have_numa_distance) { |
0f203430 | 2593 | acpi_add_table(table_offsets, tables_blob); |
d07b2286 MP |
2594 | build_slit(tables_blob, tables->linker, machine, x86ms->oem_id, |
2595 | x86ms->oem_table_id); | |
0f203430 | 2596 | } |
e6f123c3 LJ |
2597 | if (machine->numa_state->hmat_enabled) { |
2598 | acpi_add_table(table_offsets, tables_blob); | |
602b4582 | 2599 | build_hmat(tables_blob, tables->linker, machine->numa_state, |
d07b2286 | 2600 | x86ms->oem_id, x86ms->oem_table_id); |
e6f123c3 | 2601 | } |
72c194f7 MT |
2602 | } |
2603 | if (acpi_get_mcfg(&mcfg)) { | |
7c2c1fa5 | 2604 | acpi_add_table(table_offsets, tables_blob); |
d07b2286 MP |
2605 | build_mcfg(tables_blob, tables->linker, &mcfg, x86ms->oem_id, |
2606 | x86ms->oem_table_id); | |
72c194f7 | 2607 | } |
867e9c9f JPB |
2608 | if (object_dynamic_cast(OBJECT(iommu), TYPE_AMD_IOMMU_DEVICE)) { |
2609 | acpi_add_table(table_offsets, tables_blob); | |
2610 | build_amd_iommu(tables_blob, tables->linker, x86ms->oem_id, | |
2611 | x86ms->oem_table_id); | |
2612 | } else if (object_dynamic_cast(OBJECT(iommu), TYPE_INTEL_IOMMU_DEVICE)) { | |
2613 | acpi_add_table(table_offsets, tables_blob); | |
2614 | build_dmar_q35(tables_blob, tables->linker, x86ms->oem_id, | |
2615 | x86ms->oem_table_id); | |
36efa250 JPB |
2616 | } else if (object_dynamic_cast(OBJECT(iommu), TYPE_VIRTIO_IOMMU_PCI)) { |
2617 | PCIDevice *pdev = PCI_DEVICE(iommu); | |
2618 | ||
2619 | acpi_add_table(table_offsets, tables_blob); | |
2620 | build_viot(machine, tables_blob, tables->linker, pci_get_bdf(pdev), | |
2621 | x86ms->oem_id, x86ms->oem_table_id); | |
d4eb9119 | 2622 | } |
f6a0d06b | 2623 | if (machine->nvdimms_state->is_enabled) { |
ad9671b8 | 2624 | nvdimm_build_acpi(table_offsets, tables_blob, tables->linker, |
602b4582 | 2625 | machine->nvdimms_state, machine->ram_slots, |
d07b2286 | 2626 | x86ms->oem_id, x86ms->oem_table_id); |
87252e1b | 2627 | } |
1ebf9001 | 2628 | if (pcms->cxl_devices_state.is_enabled) { |
51359805 | 2629 | cxl_build_cedt(table_offsets, tables_blob, tables->linker, |
1ebf9001 | 2630 | x86ms->oem_id, x86ms->oem_table_id, &pcms->cxl_devices_state); |
3d6a69b6 | 2631 | } |
87252e1b | 2632 | |
14cda350 | 2633 | acpi_add_table(table_offsets, tables_blob); |
d07b2286 | 2634 | build_waet(tables_blob, tables->linker, x86ms->oem_id, x86ms->oem_table_id); |
14cda350 | 2635 | |
72c194f7 MT |
2636 | /* Add tables supplied by user (if any) */ |
2637 | for (u = acpi_table_first(); u; u = acpi_table_next(u)) { | |
2638 | unsigned len = acpi_table_len(u); | |
2639 | ||
7c2c1fa5 IM |
2640 | acpi_add_table(table_offsets, tables_blob); |
2641 | g_array_append_vals(tables_blob, u, len); | |
72c194f7 MT |
2642 | } |
2643 | ||
2644 | /* RSDT is pointed to by RSDP */ | |
7c2c1fa5 | 2645 | rsdt = tables_blob->len; |
ae123749 | 2646 | build_rsdt(tables_blob, tables->linker, table_offsets, |
602b4582 | 2647 | oem_id, oem_table_id); |
72c194f7 MT |
2648 | |
2649 | /* RSDP is in FSEG memory, so allocate it separately */ | |
a46ce1c2 SO |
2650 | { |
2651 | AcpiRsdpData rsdp_data = { | |
2652 | .revision = 0, | |
d07b2286 | 2653 | .oem_id = x86ms->oem_id, |
a46ce1c2 SO |
2654 | .xsdt_tbl_offset = NULL, |
2655 | .rsdt_tbl_offset = &rsdt, | |
2656 | }; | |
2657 | build_rsdp(tables->rsdp, tables->linker, &rsdp_data); | |
2658 | if (!pcmc->rsdp_in_ram) { | |
2659 | /* We used to allocate some extra space for RSDP revision 2 but | |
2660 | * only used the RSDP revision 0 space. The extra bytes were | |
2661 | * zeroed out and not used. | |
2662 | * Here we continue wasting those extra 16 bytes to make sure we | |
2663 | * don't break migration for machine types 2.2 and older due to | |
2664 | * RSDP blob size mismatch. | |
2665 | */ | |
2666 | build_append_int_noprefix(tables->rsdp, 0, 16); | |
2667 | } | |
2668 | } | |
72c194f7 | 2669 | |
07fb6176 | 2670 | /* We'll expose it all to Guest so we want to reduce |
72c194f7 | 2671 | * chance of size changes. |
07fb6176 PB |
2672 | * |
2673 | * We used to align the tables to 4k, but of course this would | |
2674 | * too simple to be enough. 4k turned out to be too small an | |
2675 | * alignment very soon, and in fact it is almost impossible to | |
2676 | * keep the table size stable for all (max_cpus, max_memory_slots) | |
2677 | * combinations. So the table size is always 64k for pc-i440fx-2.1 | |
2678 | * and we give an error if the table grows beyond that limit. | |
2679 | * | |
2680 | * We still have the problem of migrating from "-M pc-i440fx-2.0". For | |
2681 | * that, we exploit the fact that QEMU 2.1 generates _smaller_ tables | |
2682 | * than 2.0 and we can always pad the smaller tables with zeros. We can | |
2683 | * then use the exact size of the 2.0 tables. | |
2684 | * | |
2685 | * All this is for PIIX4, since QEMU 2.0 didn't support Q35 migration. | |
72c194f7 | 2686 | */ |
bb292f5a | 2687 | if (pcmc->legacy_acpi_table_size) { |
07fb6176 PB |
2688 | /* Subtracting aml_len gives the size of fixed tables. Then add the |
2689 | * size of the PIIX4 DSDT/SSDT in QEMU 2.0. | |
2690 | */ | |
2691 | int legacy_aml_len = | |
bb292f5a | 2692 | pcmc->legacy_acpi_table_size + |
f0bb276b | 2693 | ACPI_BUILD_LEGACY_CPU_AML_SIZE * x86ms->apic_id_limit; |
07fb6176 | 2694 | int legacy_table_size = |
7c2c1fa5 | 2695 | ROUND_UP(tables_blob->len - aml_len + legacy_aml_len, |
07fb6176 | 2696 | ACPI_BUILD_ALIGN_SIZE); |
1af50775 AS |
2697 | if ((tables_blob->len > legacy_table_size) && |
2698 | !pcmc->resizable_acpi_blob) { | |
07fb6176 | 2699 | /* Should happen only with PCI bridges and -M pc-i440fx-2.0. */ |
9e5d2c52 AF |
2700 | warn_report("ACPI table size %u exceeds %d bytes," |
2701 | " migration may not work", | |
2702 | tables_blob->len, legacy_table_size); | |
2703 | error_printf("Try removing CPUs, NUMA nodes, memory slots" | |
2704 | " or PCI bridges."); | |
07fb6176 | 2705 | } |
7c2c1fa5 | 2706 | g_array_set_size(tables_blob, legacy_table_size); |
07fb6176 | 2707 | } else { |
868270f2 | 2708 | /* Make sure we have a buffer in case we need to resize the tables. */ |
1af50775 AS |
2709 | if ((tables_blob->len > ACPI_BUILD_TABLE_SIZE / 2) && |
2710 | !pcmc->resizable_acpi_blob) { | |
18045fb9 | 2711 | /* As of QEMU 2.1, this fires with 160 VCPUs and 255 memory slots. */ |
9e5d2c52 AF |
2712 | warn_report("ACPI table size %u exceeds %d bytes," |
2713 | " migration may not work", | |
2714 | tables_blob->len, ACPI_BUILD_TABLE_SIZE / 2); | |
2715 | error_printf("Try removing CPUs, NUMA nodes, memory slots" | |
2716 | " or PCI bridges."); | |
18045fb9 | 2717 | } |
7c2c1fa5 | 2718 | acpi_align_size(tables_blob, ACPI_BUILD_TABLE_SIZE); |
07fb6176 | 2719 | } |
72c194f7 | 2720 | |
0e9b9eda | 2721 | acpi_align_size(tables->linker->cmd_blob, ACPI_BUILD_ALIGN_SIZE); |
72c194f7 MT |
2722 | |
2723 | /* Cleanup memory that's no longer used. */ | |
2724 | g_array_free(table_offsets, true); | |
8cdb99af IM |
2725 | g_free(slic_oem.id); |
2726 | g_free(slic_oem.table_id); | |
72c194f7 MT |
2727 | } |
2728 | ||
339240b5 | 2729 | static void acpi_ram_update(MemoryRegion *mr, GArray *data) |
42d85900 MT |
2730 | { |
2731 | uint32_t size = acpi_data_len(data); | |
2732 | ||
2733 | /* Make sure RAM size is correct - in case it got changed e.g. by migration */ | |
339240b5 | 2734 | memory_region_ram_resize(mr, size, &error_abort); |
42d85900 | 2735 | |
339240b5 PB |
2736 | memcpy(memory_region_get_ram_ptr(mr), data->data, size); |
2737 | memory_region_set_dirty(mr, 0, size); | |
42d85900 MT |
2738 | } |
2739 | ||
3f8752b4 | 2740 | static void acpi_build_update(void *build_opaque) |
72c194f7 MT |
2741 | { |
2742 | AcpiBuildState *build_state = build_opaque; | |
2743 | AcpiBuildTables tables; | |
2744 | ||
2745 | /* No state to update or already patched? Nothing to do. */ | |
2746 | if (!build_state || build_state->patched) { | |
2747 | return; | |
2748 | } | |
2749 | build_state->patched = 1; | |
2750 | ||
2751 | acpi_build_tables_init(&tables); | |
2752 | ||
3d3ebcad | 2753 | acpi_build(&tables, MACHINE(qdev_get_machine())); |
72c194f7 | 2754 | |
339240b5 | 2755 | acpi_ram_update(build_state->table_mr, tables.table_data); |
a1666142 | 2756 | |
42d85900 MT |
2757 | if (build_state->rsdp) { |
2758 | memcpy(build_state->rsdp, tables.rsdp->data, acpi_data_len(tables.rsdp)); | |
2759 | } else { | |
339240b5 | 2760 | acpi_ram_update(build_state->rsdp_mr, tables.rsdp); |
42d85900 | 2761 | } |
ad5b88b1 | 2762 | |
0e9b9eda | 2763 | acpi_ram_update(build_state->linker_mr, tables.linker->cmd_blob); |
72c194f7 MT |
2764 | acpi_build_tables_cleanup(&tables, true); |
2765 | } | |
2766 | ||
2767 | static void acpi_build_reset(void *build_opaque) | |
2768 | { | |
2769 | AcpiBuildState *build_state = build_opaque; | |
2770 | build_state->patched = 0; | |
2771 | } | |
2772 | ||
72c194f7 MT |
2773 | static const VMStateDescription vmstate_acpi_build = { |
2774 | .name = "acpi_build", | |
2775 | .version_id = 1, | |
2776 | .minimum_version_id = 1, | |
d49805ae | 2777 | .fields = (VMStateField[]) { |
72c194f7 MT |
2778 | VMSTATE_UINT8(patched, AcpiBuildState), |
2779 | VMSTATE_END_OF_LIST() | |
2780 | }, | |
2781 | }; | |
2782 | ||
fb306ffe | 2783 | void acpi_setup(void) |
72c194f7 | 2784 | { |
fb306ffe | 2785 | PCMachineState *pcms = PC_MACHINE(qdev_get_machine()); |
bb292f5a | 2786 | PCMachineClass *pcmc = PC_MACHINE_GET_CLASS(pcms); |
f0bb276b | 2787 | X86MachineState *x86ms = X86_MACHINE(pcms); |
72c194f7 MT |
2788 | AcpiBuildTables tables; |
2789 | AcpiBuildState *build_state; | |
d03637bc | 2790 | Object *vmgenid_dev; |
11fb99e6 | 2791 | #ifdef CONFIG_TPM |
0fe24669 SB |
2792 | TPMIf *tpm; |
2793 | static FwCfgTPMConfig tpm_config; | |
11fb99e6 | 2794 | #endif |
72c194f7 | 2795 | |
f0bb276b | 2796 | if (!x86ms->fw_cfg) { |
8b310fc4 | 2797 | ACPI_BUILD_DPRINTF("No fw cfg. Bailing out.\n"); |
72c194f7 MT |
2798 | return; |
2799 | } | |
2800 | ||
021746c1 | 2801 | if (!pcms->acpi_build_enabled) { |
8b310fc4 | 2802 | ACPI_BUILD_DPRINTF("ACPI build disabled. Bailing out.\n"); |
72c194f7 MT |
2803 | return; |
2804 | } | |
2805 | ||
17e89077 | 2806 | if (!x86_machine_is_acpi_enabled(X86_MACHINE(pcms))) { |
8b310fc4 | 2807 | ACPI_BUILD_DPRINTF("ACPI disabled. Bailing out.\n"); |
81adc513 MT |
2808 | return; |
2809 | } | |
2810 | ||
72c194f7 MT |
2811 | build_state = g_malloc0(sizeof *build_state); |
2812 | ||
72c194f7 | 2813 | acpi_build_tables_init(&tables); |
3d3ebcad | 2814 | acpi_build(&tables, MACHINE(pcms)); |
72c194f7 MT |
2815 | |
2816 | /* Now expose it all to Guest */ | |
82f76c67 WY |
2817 | build_state->table_mr = acpi_add_rom_blob(acpi_build_update, |
2818 | build_state, tables.table_data, | |
6930ba0d | 2819 | ACPI_BUILD_TABLE_FILE); |
339240b5 | 2820 | assert(build_state->table_mr != NULL); |
72c194f7 | 2821 | |
339240b5 | 2822 | build_state->linker_mr = |
82f76c67 | 2823 | acpi_add_rom_blob(acpi_build_update, build_state, |
6930ba0d | 2824 | tables.linker->cmd_blob, ACPI_BUILD_LOADER_FILE); |
72c194f7 | 2825 | |
11fb99e6 | 2826 | #ifdef CONFIG_TPM |
f0bb276b | 2827 | fw_cfg_add_file(x86ms->fw_cfg, ACPI_BUILD_TPMLOG_FILE, |
42a5b308 SB |
2828 | tables.tcpalog->data, acpi_data_len(tables.tcpalog)); |
2829 | ||
0fe24669 SB |
2830 | tpm = tpm_find(); |
2831 | if (tpm && object_property_get_bool(OBJECT(tpm), "ppi", &error_abort)) { | |
2832 | tpm_config = (FwCfgTPMConfig) { | |
2833 | .tpmppi_address = cpu_to_le32(TPM_PPI_ADDR_BASE), | |
2834 | .tpm_version = tpm_get_version(tpm), | |
ac6dd31e | 2835 | .tpmppi_version = TPM_PPI_VERSION_1_30 |
0fe24669 | 2836 | }; |
f0bb276b | 2837 | fw_cfg_add_file(x86ms->fw_cfg, "etc/tpm/config", |
0fe24669 SB |
2838 | &tpm_config, sizeof tpm_config); |
2839 | } | |
11fb99e6 | 2840 | #endif |
0fe24669 | 2841 | |
d03637bc BW |
2842 | vmgenid_dev = find_vmgenid_dev(); |
2843 | if (vmgenid_dev) { | |
f0bb276b | 2844 | vmgenid_add_fw_cfg(VMGENID(vmgenid_dev), x86ms->fw_cfg, |
d03637bc BW |
2845 | tables.vmgenid); |
2846 | } | |
2847 | ||
bb292f5a | 2848 | if (!pcmc->rsdp_in_ram) { |
358774d7 IM |
2849 | /* |
2850 | * Keep for compatibility with old machine types. | |
2851 | * Though RSDP is small, its contents isn't immutable, so | |
afaa2e4b | 2852 | * we'll update it along with the rest of tables on guest access. |
358774d7 | 2853 | */ |
afaa2e4b MT |
2854 | uint32_t rsdp_size = acpi_data_len(tables.rsdp); |
2855 | ||
2856 | build_state->rsdp = g_memdup(tables.rsdp->data, rsdp_size); | |
f0bb276b | 2857 | fw_cfg_add_file_callback(x86ms->fw_cfg, ACPI_BUILD_RSDP_FILE, |
5f9252f7 | 2858 | acpi_build_update, NULL, build_state, |
baf2d5bf | 2859 | build_state->rsdp, rsdp_size, true); |
339240b5 | 2860 | build_state->rsdp_mr = NULL; |
358774d7 | 2861 | } else { |
42d85900 | 2862 | build_state->rsdp = NULL; |
82f76c67 WY |
2863 | build_state->rsdp_mr = acpi_add_rom_blob(acpi_build_update, |
2864 | build_state, tables.rsdp, | |
6930ba0d | 2865 | ACPI_BUILD_RSDP_FILE); |
358774d7 | 2866 | } |
72c194f7 MT |
2867 | |
2868 | qemu_register_reset(acpi_build_reset, build_state); | |
2869 | acpi_build_reset(build_state); | |
2870 | vmstate_register(NULL, 0, &vmstate_acpi_build, build_state); | |
2871 | ||
2872 | /* Cleanup tables but don't free the memory: we track it | |
2873 | * in build_state. | |
2874 | */ | |
2875 | acpi_build_tables_cleanup(&tables, false); | |
2876 | } |