]>
Commit | Line | Data |
---|---|---|
80cabfad FB |
1 | /* |
2 | * QEMU PC System Emulator | |
5fafdf24 | 3 | * |
80cabfad | 4 | * Copyright (c) 2003-2004 Fabrice Bellard |
5fafdf24 | 5 | * |
80cabfad FB |
6 | * Permission is hereby granted, free of charge, to any person obtaining a copy |
7 | * of this software and associated documentation files (the "Software"), to deal | |
8 | * in the Software without restriction, including without limitation the rights | |
9 | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell | |
10 | * copies of the Software, and to permit persons to whom the Software is | |
11 | * furnished to do so, subject to the following conditions: | |
12 | * | |
13 | * The above copyright notice and this permission notice shall be included in | |
14 | * all copies or substantial portions of the Software. | |
15 | * | |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
19 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
20 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, | |
21 | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN | |
22 | * THE SOFTWARE. | |
23 | */ | |
83c9f4ca PB |
24 | #include "hw/hw.h" |
25 | #include "hw/pc.h" | |
26 | #include "hw/serial.h" | |
27 | #include "hw/apic.h" | |
28 | #include "hw/fdc.h" | |
29 | #include "hw/ide.h" | |
30 | #include "hw/pci/pci.h" | |
83c9089e | 31 | #include "monitor/monitor.h" |
83c9f4ca PB |
32 | #include "hw/fw_cfg.h" |
33 | #include "hw/hpet_emul.h" | |
34 | #include "hw/smbios.h" | |
35 | #include "hw/loader.h" | |
ca20cf32 | 36 | #include "elf.h" |
83c9f4ca PB |
37 | #include "hw/multiboot.h" |
38 | #include "hw/mc146818rtc.h" | |
39 | #include "hw/i8254.h" | |
40 | #include "hw/pcspk.h" | |
41 | #include "hw/pci/msi.h" | |
42 | #include "hw/sysbus.h" | |
9c17d615 PB |
43 | #include "sysemu/sysemu.h" |
44 | #include "sysemu/kvm.h" | |
1d31f66b | 45 | #include "kvm_i386.h" |
83c9f4ca | 46 | #include "hw/xen.h" |
9c17d615 | 47 | #include "sysemu/blockdev.h" |
2b584959 | 48 | #include "hw/block-common.h" |
a19cbfb3 | 49 | #include "ui/qemu-spice.h" |
022c62cb PB |
50 | #include "exec/memory.h" |
51 | #include "exec/address-spaces.h" | |
9c17d615 | 52 | #include "sysemu/arch_init.h" |
1de7afc9 | 53 | #include "qemu/bitmap.h" |
0c764a9d | 54 | #include "qemu/config-file.h" |
80cabfad | 55 | |
471fd342 BS |
56 | /* debug PC/ISA interrupts */ |
57 | //#define DEBUG_IRQ | |
58 | ||
59 | #ifdef DEBUG_IRQ | |
60 | #define DPRINTF(fmt, ...) \ | |
61 | do { printf("CPUIRQ: " fmt , ## __VA_ARGS__); } while (0) | |
62 | #else | |
63 | #define DPRINTF(fmt, ...) | |
64 | #endif | |
65 | ||
a80274c3 PB |
66 | /* Leave a chunk of memory at the top of RAM for the BIOS ACPI tables. */ |
67 | #define ACPI_DATA_SIZE 0x10000 | |
3cce6243 | 68 | #define BIOS_CFG_IOPORT 0x510 |
8a92ea2f | 69 | #define FW_CFG_ACPI_TABLES (FW_CFG_ARCH_LOCAL + 0) |
b6f6e3d3 | 70 | #define FW_CFG_SMBIOS_ENTRIES (FW_CFG_ARCH_LOCAL + 1) |
6b35e7bf | 71 | #define FW_CFG_IRQ0_OVERRIDE (FW_CFG_ARCH_LOCAL + 2) |
4c5b10b7 | 72 | #define FW_CFG_E820_TABLE (FW_CFG_ARCH_LOCAL + 3) |
40ac17cd | 73 | #define FW_CFG_HPET (FW_CFG_ARCH_LOCAL + 4) |
80cabfad | 74 | |
4c5b10b7 JS |
75 | #define E820_NR_ENTRIES 16 |
76 | ||
77 | struct e820_entry { | |
78 | uint64_t address; | |
79 | uint64_t length; | |
80 | uint32_t type; | |
541dc0d4 | 81 | } QEMU_PACKED __attribute((__aligned__(4))); |
4c5b10b7 JS |
82 | |
83 | struct e820_table { | |
84 | uint32_t count; | |
85 | struct e820_entry entry[E820_NR_ENTRIES]; | |
541dc0d4 | 86 | } QEMU_PACKED __attribute((__aligned__(4))); |
4c5b10b7 JS |
87 | |
88 | static struct e820_table e820_table; | |
dd703b99 | 89 | struct hpet_fw_config hpet_cfg = {.count = UINT8_MAX}; |
4c5b10b7 | 90 | |
b881fbe9 | 91 | void gsi_handler(void *opaque, int n, int level) |
1452411b | 92 | { |
b881fbe9 | 93 | GSIState *s = opaque; |
1452411b | 94 | |
b881fbe9 JK |
95 | DPRINTF("pc: %s GSI %d\n", level ? "raising" : "lowering", n); |
96 | if (n < ISA_NUM_IRQS) { | |
97 | qemu_set_irq(s->i8259_irq[n], level); | |
1632dc6a | 98 | } |
b881fbe9 | 99 | qemu_set_irq(s->ioapic_irq[n], level); |
2e9947d2 | 100 | } |
1452411b | 101 | |
258711c6 JG |
102 | static void ioport80_write(void *opaque, hwaddr addr, uint64_t data, |
103 | unsigned size) | |
80cabfad FB |
104 | { |
105 | } | |
106 | ||
c02e1eac JG |
107 | static uint64_t ioport80_read(void *opaque, hwaddr addr, unsigned size) |
108 | { | |
a6fc23e5 | 109 | return 0xffffffffffffffffULL; |
c02e1eac JG |
110 | } |
111 | ||
f929aad6 | 112 | /* MSDOS compatibility mode FPU exception support */ |
d537cf6c | 113 | static qemu_irq ferr_irq; |
8e78eb28 IY |
114 | |
115 | void pc_register_ferr_irq(qemu_irq irq) | |
116 | { | |
117 | ferr_irq = irq; | |
118 | } | |
119 | ||
f929aad6 FB |
120 | /* XXX: add IGNNE support */ |
121 | void cpu_set_ferr(CPUX86State *s) | |
122 | { | |
d537cf6c | 123 | qemu_irq_raise(ferr_irq); |
f929aad6 FB |
124 | } |
125 | ||
258711c6 JG |
126 | static void ioportF0_write(void *opaque, hwaddr addr, uint64_t data, |
127 | unsigned size) | |
f929aad6 | 128 | { |
d537cf6c | 129 | qemu_irq_lower(ferr_irq); |
f929aad6 FB |
130 | } |
131 | ||
c02e1eac JG |
132 | static uint64_t ioportF0_read(void *opaque, hwaddr addr, unsigned size) |
133 | { | |
a6fc23e5 | 134 | return 0xffffffffffffffffULL; |
c02e1eac JG |
135 | } |
136 | ||
28ab0e2e | 137 | /* TSC handling */ |
28ab0e2e FB |
138 | uint64_t cpu_get_tsc(CPUX86State *env) |
139 | { | |
4a1418e0 | 140 | return cpu_get_ticks(); |
28ab0e2e FB |
141 | } |
142 | ||
a5954d5c | 143 | /* SMM support */ |
f885f1ea IY |
144 | |
145 | static cpu_set_smm_t smm_set; | |
146 | static void *smm_arg; | |
147 | ||
148 | void cpu_smm_register(cpu_set_smm_t callback, void *arg) | |
149 | { | |
150 | assert(smm_set == NULL); | |
151 | assert(smm_arg == NULL); | |
152 | smm_set = callback; | |
153 | smm_arg = arg; | |
154 | } | |
155 | ||
4a8fa5dc | 156 | void cpu_smm_update(CPUX86State *env) |
a5954d5c | 157 | { |
f885f1ea IY |
158 | if (smm_set && smm_arg && env == first_cpu) |
159 | smm_set(!!(env->hflags & HF_SMM_MASK), smm_arg); | |
a5954d5c FB |
160 | } |
161 | ||
162 | ||
3de388f6 | 163 | /* IRQ handling */ |
4a8fa5dc | 164 | int cpu_get_pic_interrupt(CPUX86State *env) |
3de388f6 FB |
165 | { |
166 | int intno; | |
167 | ||
cf6d64bf | 168 | intno = apic_get_interrupt(env->apic_state); |
3de388f6 | 169 | if (intno >= 0) { |
3de388f6 FB |
170 | return intno; |
171 | } | |
3de388f6 | 172 | /* read the irq from the PIC */ |
cf6d64bf | 173 | if (!apic_accept_pic_intr(env->apic_state)) { |
0e21e12b | 174 | return -1; |
cf6d64bf | 175 | } |
0e21e12b | 176 | |
3de388f6 FB |
177 | intno = pic_read_irq(isa_pic); |
178 | return intno; | |
179 | } | |
180 | ||
d537cf6c | 181 | static void pic_irq_request(void *opaque, int irq, int level) |
3de388f6 | 182 | { |
4a8fa5dc | 183 | CPUX86State *env = first_cpu; |
a5b38b51 | 184 | |
471fd342 | 185 | DPRINTF("pic_irqs: %s irq %d\n", level? "raise" : "lower", irq); |
d5529471 AJ |
186 | if (env->apic_state) { |
187 | while (env) { | |
cf6d64bf BS |
188 | if (apic_accept_pic_intr(env->apic_state)) { |
189 | apic_deliver_pic_intr(env->apic_state, level); | |
190 | } | |
d5529471 AJ |
191 | env = env->next_cpu; |
192 | } | |
193 | } else { | |
d8ed887b AF |
194 | CPUState *cs = CPU(x86_env_get_cpu(env)); |
195 | if (level) { | |
c3affe56 | 196 | cpu_interrupt(cs, CPU_INTERRUPT_HARD); |
d8ed887b AF |
197 | } else { |
198 | cpu_reset_interrupt(cs, CPU_INTERRUPT_HARD); | |
199 | } | |
a5b38b51 | 200 | } |
3de388f6 FB |
201 | } |
202 | ||
b0a21b53 FB |
203 | /* PC cmos mappings */ |
204 | ||
80cabfad FB |
205 | #define REG_EQUIPMENT_BYTE 0x14 |
206 | ||
d288c7ba | 207 | static int cmos_get_fd_drive_type(FDriveType fd0) |
777428f2 FB |
208 | { |
209 | int val; | |
210 | ||
211 | switch (fd0) { | |
d288c7ba | 212 | case FDRIVE_DRV_144: |
777428f2 FB |
213 | /* 1.44 Mb 3"5 drive */ |
214 | val = 4; | |
215 | break; | |
d288c7ba | 216 | case FDRIVE_DRV_288: |
777428f2 FB |
217 | /* 2.88 Mb 3"5 drive */ |
218 | val = 5; | |
219 | break; | |
d288c7ba | 220 | case FDRIVE_DRV_120: |
777428f2 FB |
221 | /* 1.2 Mb 5"5 drive */ |
222 | val = 2; | |
223 | break; | |
d288c7ba | 224 | case FDRIVE_DRV_NONE: |
777428f2 FB |
225 | default: |
226 | val = 0; | |
227 | break; | |
228 | } | |
229 | return val; | |
230 | } | |
231 | ||
9139046c MA |
232 | static void cmos_init_hd(ISADevice *s, int type_ofs, int info_ofs, |
233 | int16_t cylinders, int8_t heads, int8_t sectors) | |
ba6c2377 | 234 | { |
ba6c2377 FB |
235 | rtc_set_memory(s, type_ofs, 47); |
236 | rtc_set_memory(s, info_ofs, cylinders); | |
237 | rtc_set_memory(s, info_ofs + 1, cylinders >> 8); | |
238 | rtc_set_memory(s, info_ofs + 2, heads); | |
239 | rtc_set_memory(s, info_ofs + 3, 0xff); | |
240 | rtc_set_memory(s, info_ofs + 4, 0xff); | |
241 | rtc_set_memory(s, info_ofs + 5, 0xc0 | ((heads > 8) << 3)); | |
242 | rtc_set_memory(s, info_ofs + 6, cylinders); | |
243 | rtc_set_memory(s, info_ofs + 7, cylinders >> 8); | |
244 | rtc_set_memory(s, info_ofs + 8, sectors); | |
245 | } | |
246 | ||
6ac0e82d AZ |
247 | /* convert boot_device letter to something recognizable by the bios */ |
248 | static int boot_device2nibble(char boot_device) | |
249 | { | |
250 | switch(boot_device) { | |
251 | case 'a': | |
252 | case 'b': | |
253 | return 0x01; /* floppy boot */ | |
254 | case 'c': | |
255 | return 0x02; /* hard drive boot */ | |
256 | case 'd': | |
257 | return 0x03; /* CD-ROM boot */ | |
258 | case 'n': | |
259 | return 0x04; /* Network boot */ | |
260 | } | |
261 | return 0; | |
262 | } | |
263 | ||
1d914fa0 | 264 | static int set_boot_dev(ISADevice *s, const char *boot_device, int fd_bootchk) |
0ecdffbb AJ |
265 | { |
266 | #define PC_MAX_BOOT_DEVICES 3 | |
0ecdffbb AJ |
267 | int nbds, bds[3] = { 0, }; |
268 | int i; | |
269 | ||
270 | nbds = strlen(boot_device); | |
271 | if (nbds > PC_MAX_BOOT_DEVICES) { | |
1ecda02b | 272 | error_report("Too many boot devices for PC"); |
0ecdffbb AJ |
273 | return(1); |
274 | } | |
275 | for (i = 0; i < nbds; i++) { | |
276 | bds[i] = boot_device2nibble(boot_device[i]); | |
277 | if (bds[i] == 0) { | |
1ecda02b MA |
278 | error_report("Invalid boot device for PC: '%c'", |
279 | boot_device[i]); | |
0ecdffbb AJ |
280 | return(1); |
281 | } | |
282 | } | |
283 | rtc_set_memory(s, 0x3d, (bds[1] << 4) | bds[0]); | |
d9346e81 | 284 | rtc_set_memory(s, 0x38, (bds[2] << 4) | (fd_bootchk ? 0x0 : 0x1)); |
0ecdffbb AJ |
285 | return(0); |
286 | } | |
287 | ||
d9346e81 MA |
288 | static int pc_boot_set(void *opaque, const char *boot_device) |
289 | { | |
290 | return set_boot_dev(opaque, boot_device, 0); | |
291 | } | |
292 | ||
c0897e0c MA |
293 | typedef struct pc_cmos_init_late_arg { |
294 | ISADevice *rtc_state; | |
9139046c | 295 | BusState *idebus[2]; |
c0897e0c MA |
296 | } pc_cmos_init_late_arg; |
297 | ||
298 | static void pc_cmos_init_late(void *opaque) | |
299 | { | |
300 | pc_cmos_init_late_arg *arg = opaque; | |
301 | ISADevice *s = arg->rtc_state; | |
9139046c MA |
302 | int16_t cylinders; |
303 | int8_t heads, sectors; | |
c0897e0c | 304 | int val; |
2adc99b2 | 305 | int i, trans; |
c0897e0c | 306 | |
9139046c MA |
307 | val = 0; |
308 | if (ide_get_geometry(arg->idebus[0], 0, | |
309 | &cylinders, &heads, §ors) >= 0) { | |
310 | cmos_init_hd(s, 0x19, 0x1b, cylinders, heads, sectors); | |
311 | val |= 0xf0; | |
312 | } | |
313 | if (ide_get_geometry(arg->idebus[0], 1, | |
314 | &cylinders, &heads, §ors) >= 0) { | |
315 | cmos_init_hd(s, 0x1a, 0x24, cylinders, heads, sectors); | |
316 | val |= 0x0f; | |
317 | } | |
318 | rtc_set_memory(s, 0x12, val); | |
c0897e0c MA |
319 | |
320 | val = 0; | |
321 | for (i = 0; i < 4; i++) { | |
9139046c MA |
322 | /* NOTE: ide_get_geometry() returns the physical |
323 | geometry. It is always such that: 1 <= sects <= 63, 1 | |
324 | <= heads <= 16, 1 <= cylinders <= 16383. The BIOS | |
325 | geometry can be different if a translation is done. */ | |
326 | if (ide_get_geometry(arg->idebus[i / 2], i % 2, | |
327 | &cylinders, &heads, §ors) >= 0) { | |
2adc99b2 MA |
328 | trans = ide_get_bios_chs_trans(arg->idebus[i / 2], i % 2) - 1; |
329 | assert((trans & ~3) == 0); | |
330 | val |= trans << (i * 2); | |
c0897e0c MA |
331 | } |
332 | } | |
333 | rtc_set_memory(s, 0x39, val); | |
334 | ||
335 | qemu_unregister_reset(pc_cmos_init_late, opaque); | |
336 | } | |
337 | ||
845773ab | 338 | void pc_cmos_init(ram_addr_t ram_size, ram_addr_t above_4g_mem_size, |
c0897e0c | 339 | const char *boot_device, |
34d4260e | 340 | ISADevice *floppy, BusState *idebus0, BusState *idebus1, |
63ffb564 | 341 | ISADevice *s) |
80cabfad | 342 | { |
61a8d649 | 343 | int val, nb, i; |
980bda8b | 344 | FDriveType fd_type[2] = { FDRIVE_DRV_NONE, FDRIVE_DRV_NONE }; |
c0897e0c | 345 | static pc_cmos_init_late_arg arg; |
b0a21b53 | 346 | |
b0a21b53 | 347 | /* various important CMOS locations needed by PC/Bochs bios */ |
80cabfad FB |
348 | |
349 | /* memory size */ | |
e89001f7 MA |
350 | /* base memory (first MiB) */ |
351 | val = MIN(ram_size / 1024, 640); | |
333190eb FB |
352 | rtc_set_memory(s, 0x15, val); |
353 | rtc_set_memory(s, 0x16, val >> 8); | |
e89001f7 MA |
354 | /* extended memory (next 64MiB) */ |
355 | if (ram_size > 1024 * 1024) { | |
356 | val = (ram_size - 1024 * 1024) / 1024; | |
357 | } else { | |
358 | val = 0; | |
359 | } | |
80cabfad FB |
360 | if (val > 65535) |
361 | val = 65535; | |
b0a21b53 FB |
362 | rtc_set_memory(s, 0x17, val); |
363 | rtc_set_memory(s, 0x18, val >> 8); | |
364 | rtc_set_memory(s, 0x30, val); | |
365 | rtc_set_memory(s, 0x31, val >> 8); | |
e89001f7 MA |
366 | /* memory between 16MiB and 4GiB */ |
367 | if (ram_size > 16 * 1024 * 1024) { | |
368 | val = (ram_size - 16 * 1024 * 1024) / 65536; | |
369 | } else { | |
9da98861 | 370 | val = 0; |
e89001f7 | 371 | } |
80cabfad FB |
372 | if (val > 65535) |
373 | val = 65535; | |
b0a21b53 FB |
374 | rtc_set_memory(s, 0x34, val); |
375 | rtc_set_memory(s, 0x35, val >> 8); | |
e89001f7 MA |
376 | /* memory above 4GiB */ |
377 | val = above_4g_mem_size / 65536; | |
378 | rtc_set_memory(s, 0x5b, val); | |
379 | rtc_set_memory(s, 0x5c, val >> 8); | |
380 | rtc_set_memory(s, 0x5d, val >> 16); | |
3b46e624 | 381 | |
298e01b6 AJ |
382 | /* set the number of CPU */ |
383 | rtc_set_memory(s, 0x5f, smp_cpus - 1); | |
384 | ||
6ac0e82d | 385 | /* set boot devices, and disable floppy signature check if requested */ |
d9346e81 | 386 | if (set_boot_dev(s, boot_device, fd_bootchk)) { |
28c5af54 JM |
387 | exit(1); |
388 | } | |
80cabfad | 389 | |
b41a2cd1 | 390 | /* floppy type */ |
34d4260e | 391 | if (floppy) { |
34d4260e | 392 | for (i = 0; i < 2; i++) { |
61a8d649 | 393 | fd_type[i] = isa_fdc_get_drive_type(floppy, i); |
63ffb564 BS |
394 | } |
395 | } | |
396 | val = (cmos_get_fd_drive_type(fd_type[0]) << 4) | | |
397 | cmos_get_fd_drive_type(fd_type[1]); | |
b0a21b53 | 398 | rtc_set_memory(s, 0x10, val); |
3b46e624 | 399 | |
b0a21b53 | 400 | val = 0; |
b41a2cd1 | 401 | nb = 0; |
63ffb564 | 402 | if (fd_type[0] < FDRIVE_DRV_NONE) { |
80cabfad | 403 | nb++; |
d288c7ba | 404 | } |
63ffb564 | 405 | if (fd_type[1] < FDRIVE_DRV_NONE) { |
80cabfad | 406 | nb++; |
d288c7ba | 407 | } |
80cabfad FB |
408 | switch (nb) { |
409 | case 0: | |
410 | break; | |
411 | case 1: | |
b0a21b53 | 412 | val |= 0x01; /* 1 drive, ready for boot */ |
80cabfad FB |
413 | break; |
414 | case 2: | |
b0a21b53 | 415 | val |= 0x41; /* 2 drives, ready for boot */ |
80cabfad FB |
416 | break; |
417 | } | |
b0a21b53 FB |
418 | val |= 0x02; /* FPU is there */ |
419 | val |= 0x04; /* PS/2 mouse installed */ | |
420 | rtc_set_memory(s, REG_EQUIPMENT_BYTE, val); | |
421 | ||
ba6c2377 | 422 | /* hard drives */ |
c0897e0c | 423 | arg.rtc_state = s; |
9139046c MA |
424 | arg.idebus[0] = idebus0; |
425 | arg.idebus[1] = idebus1; | |
c0897e0c | 426 | qemu_register_reset(pc_cmos_init_late, &arg); |
80cabfad FB |
427 | } |
428 | ||
4b78a802 BS |
429 | /* port 92 stuff: could be split off */ |
430 | typedef struct Port92State { | |
431 | ISADevice dev; | |
23af670e | 432 | MemoryRegion io; |
4b78a802 BS |
433 | uint8_t outport; |
434 | qemu_irq *a20_out; | |
435 | } Port92State; | |
436 | ||
93ef4192 AG |
437 | static void port92_write(void *opaque, hwaddr addr, uint64_t val, |
438 | unsigned size) | |
4b78a802 BS |
439 | { |
440 | Port92State *s = opaque; | |
441 | ||
442 | DPRINTF("port92: write 0x%02x\n", val); | |
443 | s->outport = val; | |
444 | qemu_set_irq(*s->a20_out, (val >> 1) & 1); | |
445 | if (val & 1) { | |
446 | qemu_system_reset_request(); | |
447 | } | |
448 | } | |
449 | ||
93ef4192 AG |
450 | static uint64_t port92_read(void *opaque, hwaddr addr, |
451 | unsigned size) | |
4b78a802 BS |
452 | { |
453 | Port92State *s = opaque; | |
454 | uint32_t ret; | |
455 | ||
456 | ret = s->outport; | |
457 | DPRINTF("port92: read 0x%02x\n", ret); | |
458 | return ret; | |
459 | } | |
460 | ||
461 | static void port92_init(ISADevice *dev, qemu_irq *a20_out) | |
462 | { | |
463 | Port92State *s = DO_UPCAST(Port92State, dev, dev); | |
464 | ||
465 | s->a20_out = a20_out; | |
466 | } | |
467 | ||
468 | static const VMStateDescription vmstate_port92_isa = { | |
469 | .name = "port92", | |
470 | .version_id = 1, | |
471 | .minimum_version_id = 1, | |
472 | .minimum_version_id_old = 1, | |
473 | .fields = (VMStateField []) { | |
474 | VMSTATE_UINT8(outport, Port92State), | |
475 | VMSTATE_END_OF_LIST() | |
476 | } | |
477 | }; | |
478 | ||
479 | static void port92_reset(DeviceState *d) | |
480 | { | |
481 | Port92State *s = container_of(d, Port92State, dev.qdev); | |
482 | ||
483 | s->outport &= ~1; | |
484 | } | |
485 | ||
23af670e | 486 | static const MemoryRegionOps port92_ops = { |
93ef4192 AG |
487 | .read = port92_read, |
488 | .write = port92_write, | |
489 | .impl = { | |
490 | .min_access_size = 1, | |
491 | .max_access_size = 1, | |
492 | }, | |
493 | .endianness = DEVICE_LITTLE_ENDIAN, | |
23af670e RH |
494 | }; |
495 | ||
4b78a802 BS |
496 | static int port92_initfn(ISADevice *dev) |
497 | { | |
498 | Port92State *s = DO_UPCAST(Port92State, dev, dev); | |
499 | ||
23af670e RH |
500 | memory_region_init_io(&s->io, &port92_ops, s, "port92", 1); |
501 | isa_register_ioport(dev, &s->io, 0x92); | |
502 | ||
4b78a802 BS |
503 | s->outport = 0; |
504 | return 0; | |
505 | } | |
506 | ||
8f04ee08 AL |
507 | static void port92_class_initfn(ObjectClass *klass, void *data) |
508 | { | |
39bffca2 | 509 | DeviceClass *dc = DEVICE_CLASS(klass); |
8f04ee08 AL |
510 | ISADeviceClass *ic = ISA_DEVICE_CLASS(klass); |
511 | ic->init = port92_initfn; | |
39bffca2 AL |
512 | dc->no_user = 1; |
513 | dc->reset = port92_reset; | |
514 | dc->vmsd = &vmstate_port92_isa; | |
8f04ee08 AL |
515 | } |
516 | ||
8c43a6f0 | 517 | static const TypeInfo port92_info = { |
39bffca2 AL |
518 | .name = "port92", |
519 | .parent = TYPE_ISA_DEVICE, | |
520 | .instance_size = sizeof(Port92State), | |
521 | .class_init = port92_class_initfn, | |
4b78a802 BS |
522 | }; |
523 | ||
83f7d43a | 524 | static void port92_register_types(void) |
4b78a802 | 525 | { |
39bffca2 | 526 | type_register_static(&port92_info); |
4b78a802 | 527 | } |
83f7d43a AF |
528 | |
529 | type_init(port92_register_types) | |
4b78a802 | 530 | |
956a3e6b | 531 | static void handle_a20_line_change(void *opaque, int irq, int level) |
59b8ad81 | 532 | { |
cc36a7a2 | 533 | X86CPU *cpu = opaque; |
e1a23744 | 534 | |
956a3e6b | 535 | /* XXX: send to all CPUs ? */ |
4b78a802 | 536 | /* XXX: add logic to handle multiple A20 line sources */ |
cc36a7a2 | 537 | x86_cpu_set_a20(cpu, level); |
e1a23744 FB |
538 | } |
539 | ||
4c5b10b7 JS |
540 | int e820_add_entry(uint64_t address, uint64_t length, uint32_t type) |
541 | { | |
8ca209ad | 542 | int index = le32_to_cpu(e820_table.count); |
4c5b10b7 JS |
543 | struct e820_entry *entry; |
544 | ||
545 | if (index >= E820_NR_ENTRIES) | |
546 | return -EBUSY; | |
8ca209ad | 547 | entry = &e820_table.entry[index++]; |
4c5b10b7 | 548 | |
8ca209ad AW |
549 | entry->address = cpu_to_le64(address); |
550 | entry->length = cpu_to_le64(length); | |
551 | entry->type = cpu_to_le32(type); | |
4c5b10b7 | 552 | |
8ca209ad AW |
553 | e820_table.count = cpu_to_le32(index); |
554 | return index; | |
4c5b10b7 JS |
555 | } |
556 | ||
1d934e89 EH |
557 | /* Calculates the limit to CPU APIC ID values |
558 | * | |
559 | * This function returns the limit for the APIC ID value, so that all | |
560 | * CPU APIC IDs are < pc_apic_id_limit(). | |
561 | * | |
562 | * This is used for FW_CFG_MAX_CPUS. See comments on bochs_bios_init(). | |
563 | */ | |
564 | static unsigned int pc_apic_id_limit(unsigned int max_cpus) | |
565 | { | |
566 | return x86_cpu_apic_id_from_index(max_cpus - 1) + 1; | |
567 | } | |
568 | ||
bf483392 | 569 | static void *bochs_bios_init(void) |
80cabfad | 570 | { |
3cce6243 | 571 | void *fw_cfg; |
b6f6e3d3 AL |
572 | uint8_t *smbios_table; |
573 | size_t smbios_len; | |
11c2fd3e AL |
574 | uint64_t *numa_fw_cfg; |
575 | int i, j; | |
1d934e89 | 576 | unsigned int apic_id_limit = pc_apic_id_limit(max_cpus); |
3cce6243 BS |
577 | |
578 | fw_cfg = fw_cfg_init(BIOS_CFG_IOPORT, BIOS_CFG_IOPORT + 1, 0, 0); | |
1d934e89 EH |
579 | /* FW_CFG_MAX_CPUS is a bit confusing/problematic on x86: |
580 | * | |
581 | * SeaBIOS needs FW_CFG_MAX_CPUS for CPU hotplug, but the CPU hotplug | |
582 | * QEMU<->SeaBIOS interface is not based on the "CPU index", but on the APIC | |
583 | * ID of hotplugged CPUs[1]. This means that FW_CFG_MAX_CPUS is not the | |
584 | * "maximum number of CPUs", but the "limit to the APIC ID values SeaBIOS | |
585 | * may see". | |
586 | * | |
587 | * So, this means we must not use max_cpus, here, but the maximum possible | |
588 | * APIC ID value, plus one. | |
589 | * | |
590 | * [1] The only kind of "CPU identifier" used between SeaBIOS and QEMU is | |
591 | * the APIC ID, not the "CPU index" | |
592 | */ | |
593 | fw_cfg_add_i16(fw_cfg, FW_CFG_MAX_CPUS, (uint16_t)apic_id_limit); | |
3cce6243 | 594 | fw_cfg_add_i32(fw_cfg, FW_CFG_ID, 1); |
905fdcb5 | 595 | fw_cfg_add_i64(fw_cfg, FW_CFG_RAM_SIZE, (uint64_t)ram_size); |
089da572 MA |
596 | fw_cfg_add_bytes(fw_cfg, FW_CFG_ACPI_TABLES, |
597 | acpi_tables, acpi_tables_len); | |
9b5b76d4 | 598 | fw_cfg_add_i32(fw_cfg, FW_CFG_IRQ0_OVERRIDE, kvm_allows_irq0_override()); |
b6f6e3d3 AL |
599 | |
600 | smbios_table = smbios_get_table(&smbios_len); | |
601 | if (smbios_table) | |
602 | fw_cfg_add_bytes(fw_cfg, FW_CFG_SMBIOS_ENTRIES, | |
603 | smbios_table, smbios_len); | |
089da572 MA |
604 | fw_cfg_add_bytes(fw_cfg, FW_CFG_E820_TABLE, |
605 | &e820_table, sizeof(e820_table)); | |
11c2fd3e | 606 | |
089da572 | 607 | fw_cfg_add_bytes(fw_cfg, FW_CFG_HPET, &hpet_cfg, sizeof(hpet_cfg)); |
11c2fd3e AL |
608 | /* allocate memory for the NUMA channel: one (64bit) word for the number |
609 | * of nodes, one word for each VCPU->node and one word for each node to | |
610 | * hold the amount of memory. | |
611 | */ | |
1d934e89 | 612 | numa_fw_cfg = g_new0(uint64_t, 1 + apic_id_limit + nb_numa_nodes); |
11c2fd3e | 613 | numa_fw_cfg[0] = cpu_to_le64(nb_numa_nodes); |
991dfefd | 614 | for (i = 0; i < max_cpus; i++) { |
1d934e89 EH |
615 | unsigned int apic_id = x86_cpu_apic_id_from_index(i); |
616 | assert(apic_id < apic_id_limit); | |
11c2fd3e | 617 | for (j = 0; j < nb_numa_nodes; j++) { |
ee785fed | 618 | if (test_bit(i, node_cpumask[j])) { |
1d934e89 | 619 | numa_fw_cfg[apic_id + 1] = cpu_to_le64(j); |
11c2fd3e AL |
620 | break; |
621 | } | |
622 | } | |
623 | } | |
624 | for (i = 0; i < nb_numa_nodes; i++) { | |
1d934e89 | 625 | numa_fw_cfg[apic_id_limit + 1 + i] = cpu_to_le64(node_mem[i]); |
11c2fd3e | 626 | } |
089da572 | 627 | fw_cfg_add_bytes(fw_cfg, FW_CFG_NUMA, numa_fw_cfg, |
1d934e89 EH |
628 | (1 + apic_id_limit + nb_numa_nodes) * |
629 | sizeof(*numa_fw_cfg)); | |
bf483392 AG |
630 | |
631 | return fw_cfg; | |
80cabfad FB |
632 | } |
633 | ||
642a4f96 TS |
634 | static long get_file_size(FILE *f) |
635 | { | |
636 | long where, size; | |
637 | ||
638 | /* XXX: on Unix systems, using fstat() probably makes more sense */ | |
639 | ||
640 | where = ftell(f); | |
641 | fseek(f, 0, SEEK_END); | |
642 | size = ftell(f); | |
643 | fseek(f, where, SEEK_SET); | |
644 | ||
645 | return size; | |
646 | } | |
647 | ||
f16408df | 648 | static void load_linux(void *fw_cfg, |
4fc9af53 | 649 | const char *kernel_filename, |
0f9d76e5 LG |
650 | const char *initrd_filename, |
651 | const char *kernel_cmdline, | |
a8170e5e | 652 | hwaddr max_ram_size) |
642a4f96 TS |
653 | { |
654 | uint16_t protocol; | |
5cea8590 | 655 | int setup_size, kernel_size, initrd_size = 0, cmdline_size; |
642a4f96 | 656 | uint32_t initrd_max; |
57a46d05 | 657 | uint8_t header[8192], *setup, *kernel, *initrd_data; |
a8170e5e | 658 | hwaddr real_addr, prot_addr, cmdline_addr, initrd_addr = 0; |
45a50b16 | 659 | FILE *f; |
bf4e5d92 | 660 | char *vmode; |
642a4f96 TS |
661 | |
662 | /* Align to 16 bytes as a paranoia measure */ | |
663 | cmdline_size = (strlen(kernel_cmdline)+16) & ~15; | |
664 | ||
665 | /* load the kernel header */ | |
666 | f = fopen(kernel_filename, "rb"); | |
667 | if (!f || !(kernel_size = get_file_size(f)) || | |
0f9d76e5 LG |
668 | fread(header, 1, MIN(ARRAY_SIZE(header), kernel_size), f) != |
669 | MIN(ARRAY_SIZE(header), kernel_size)) { | |
670 | fprintf(stderr, "qemu: could not load kernel '%s': %s\n", | |
671 | kernel_filename, strerror(errno)); | |
672 | exit(1); | |
642a4f96 TS |
673 | } |
674 | ||
675 | /* kernel protocol version */ | |
bc4edd79 | 676 | #if 0 |
642a4f96 | 677 | fprintf(stderr, "header magic: %#x\n", ldl_p(header+0x202)); |
bc4edd79 | 678 | #endif |
0f9d76e5 LG |
679 | if (ldl_p(header+0x202) == 0x53726448) { |
680 | protocol = lduw_p(header+0x206); | |
681 | } else { | |
682 | /* This looks like a multiboot kernel. If it is, let's stop | |
683 | treating it like a Linux kernel. */ | |
52001445 | 684 | if (load_multiboot(fw_cfg, f, kernel_filename, initrd_filename, |
0f9d76e5 | 685 | kernel_cmdline, kernel_size, header)) { |
82663ee2 | 686 | return; |
0f9d76e5 LG |
687 | } |
688 | protocol = 0; | |
f16408df | 689 | } |
642a4f96 TS |
690 | |
691 | if (protocol < 0x200 || !(header[0x211] & 0x01)) { | |
0f9d76e5 LG |
692 | /* Low kernel */ |
693 | real_addr = 0x90000; | |
694 | cmdline_addr = 0x9a000 - cmdline_size; | |
695 | prot_addr = 0x10000; | |
642a4f96 | 696 | } else if (protocol < 0x202) { |
0f9d76e5 LG |
697 | /* High but ancient kernel */ |
698 | real_addr = 0x90000; | |
699 | cmdline_addr = 0x9a000 - cmdline_size; | |
700 | prot_addr = 0x100000; | |
642a4f96 | 701 | } else { |
0f9d76e5 LG |
702 | /* High and recent kernel */ |
703 | real_addr = 0x10000; | |
704 | cmdline_addr = 0x20000; | |
705 | prot_addr = 0x100000; | |
642a4f96 TS |
706 | } |
707 | ||
bc4edd79 | 708 | #if 0 |
642a4f96 | 709 | fprintf(stderr, |
0f9d76e5 LG |
710 | "qemu: real_addr = 0x" TARGET_FMT_plx "\n" |
711 | "qemu: cmdline_addr = 0x" TARGET_FMT_plx "\n" | |
712 | "qemu: prot_addr = 0x" TARGET_FMT_plx "\n", | |
713 | real_addr, | |
714 | cmdline_addr, | |
715 | prot_addr); | |
bc4edd79 | 716 | #endif |
642a4f96 TS |
717 | |
718 | /* highest address for loading the initrd */ | |
0f9d76e5 LG |
719 | if (protocol >= 0x203) { |
720 | initrd_max = ldl_p(header+0x22c); | |
721 | } else { | |
722 | initrd_max = 0x37ffffff; | |
723 | } | |
642a4f96 | 724 | |
e6ade764 GC |
725 | if (initrd_max >= max_ram_size-ACPI_DATA_SIZE) |
726 | initrd_max = max_ram_size-ACPI_DATA_SIZE-1; | |
642a4f96 | 727 | |
57a46d05 AG |
728 | fw_cfg_add_i32(fw_cfg, FW_CFG_CMDLINE_ADDR, cmdline_addr); |
729 | fw_cfg_add_i32(fw_cfg, FW_CFG_CMDLINE_SIZE, strlen(kernel_cmdline)+1); | |
96f80586 | 730 | fw_cfg_add_string(fw_cfg, FW_CFG_CMDLINE_DATA, kernel_cmdline); |
642a4f96 TS |
731 | |
732 | if (protocol >= 0x202) { | |
0f9d76e5 | 733 | stl_p(header+0x228, cmdline_addr); |
642a4f96 | 734 | } else { |
0f9d76e5 LG |
735 | stw_p(header+0x20, 0xA33F); |
736 | stw_p(header+0x22, cmdline_addr-real_addr); | |
642a4f96 TS |
737 | } |
738 | ||
bf4e5d92 PT |
739 | /* handle vga= parameter */ |
740 | vmode = strstr(kernel_cmdline, "vga="); | |
741 | if (vmode) { | |
742 | unsigned int video_mode; | |
743 | /* skip "vga=" */ | |
744 | vmode += 4; | |
745 | if (!strncmp(vmode, "normal", 6)) { | |
746 | video_mode = 0xffff; | |
747 | } else if (!strncmp(vmode, "ext", 3)) { | |
748 | video_mode = 0xfffe; | |
749 | } else if (!strncmp(vmode, "ask", 3)) { | |
750 | video_mode = 0xfffd; | |
751 | } else { | |
752 | video_mode = strtol(vmode, NULL, 0); | |
753 | } | |
754 | stw_p(header+0x1fa, video_mode); | |
755 | } | |
756 | ||
642a4f96 | 757 | /* loader type */ |
5cbdb3a3 | 758 | /* High nybble = B reserved for QEMU; low nybble is revision number. |
642a4f96 TS |
759 | If this code is substantially changed, you may want to consider |
760 | incrementing the revision. */ | |
0f9d76e5 LG |
761 | if (protocol >= 0x200) { |
762 | header[0x210] = 0xB0; | |
763 | } | |
642a4f96 TS |
764 | /* heap */ |
765 | if (protocol >= 0x201) { | |
0f9d76e5 LG |
766 | header[0x211] |= 0x80; /* CAN_USE_HEAP */ |
767 | stw_p(header+0x224, cmdline_addr-real_addr-0x200); | |
642a4f96 TS |
768 | } |
769 | ||
770 | /* load initrd */ | |
771 | if (initrd_filename) { | |
0f9d76e5 LG |
772 | if (protocol < 0x200) { |
773 | fprintf(stderr, "qemu: linux kernel too old to load a ram disk\n"); | |
774 | exit(1); | |
775 | } | |
642a4f96 | 776 | |
0f9d76e5 | 777 | initrd_size = get_image_size(initrd_filename); |
d6fa4b77 MK |
778 | if (initrd_size < 0) { |
779 | fprintf(stderr, "qemu: error reading initrd %s\n", | |
780 | initrd_filename); | |
781 | exit(1); | |
782 | } | |
783 | ||
45a50b16 | 784 | initrd_addr = (initrd_max-initrd_size) & ~4095; |
57a46d05 | 785 | |
7267c094 | 786 | initrd_data = g_malloc(initrd_size); |
57a46d05 AG |
787 | load_image(initrd_filename, initrd_data); |
788 | ||
789 | fw_cfg_add_i32(fw_cfg, FW_CFG_INITRD_ADDR, initrd_addr); | |
790 | fw_cfg_add_i32(fw_cfg, FW_CFG_INITRD_SIZE, initrd_size); | |
791 | fw_cfg_add_bytes(fw_cfg, FW_CFG_INITRD_DATA, initrd_data, initrd_size); | |
642a4f96 | 792 | |
0f9d76e5 LG |
793 | stl_p(header+0x218, initrd_addr); |
794 | stl_p(header+0x21c, initrd_size); | |
642a4f96 TS |
795 | } |
796 | ||
45a50b16 | 797 | /* load kernel and setup */ |
642a4f96 | 798 | setup_size = header[0x1f1]; |
0f9d76e5 LG |
799 | if (setup_size == 0) { |
800 | setup_size = 4; | |
801 | } | |
642a4f96 | 802 | setup_size = (setup_size+1)*512; |
45a50b16 | 803 | kernel_size -= setup_size; |
642a4f96 | 804 | |
7267c094 AL |
805 | setup = g_malloc(setup_size); |
806 | kernel = g_malloc(kernel_size); | |
45a50b16 | 807 | fseek(f, 0, SEEK_SET); |
5a41ecc5 KS |
808 | if (fread(setup, 1, setup_size, f) != setup_size) { |
809 | fprintf(stderr, "fread() failed\n"); | |
810 | exit(1); | |
811 | } | |
812 | if (fread(kernel, 1, kernel_size, f) != kernel_size) { | |
813 | fprintf(stderr, "fread() failed\n"); | |
814 | exit(1); | |
815 | } | |
642a4f96 | 816 | fclose(f); |
45a50b16 | 817 | memcpy(setup, header, MIN(sizeof(header), setup_size)); |
57a46d05 AG |
818 | |
819 | fw_cfg_add_i32(fw_cfg, FW_CFG_KERNEL_ADDR, prot_addr); | |
820 | fw_cfg_add_i32(fw_cfg, FW_CFG_KERNEL_SIZE, kernel_size); | |
821 | fw_cfg_add_bytes(fw_cfg, FW_CFG_KERNEL_DATA, kernel, kernel_size); | |
822 | ||
823 | fw_cfg_add_i32(fw_cfg, FW_CFG_SETUP_ADDR, real_addr); | |
824 | fw_cfg_add_i32(fw_cfg, FW_CFG_SETUP_SIZE, setup_size); | |
825 | fw_cfg_add_bytes(fw_cfg, FW_CFG_SETUP_DATA, setup, setup_size); | |
826 | ||
2e55e842 GN |
827 | option_rom[nb_option_roms].name = "linuxboot.bin"; |
828 | option_rom[nb_option_roms].bootindex = 0; | |
57a46d05 | 829 | nb_option_roms++; |
642a4f96 TS |
830 | } |
831 | ||
b41a2cd1 FB |
832 | #define NE2000_NB_MAX 6 |
833 | ||
675d6f82 BS |
834 | static const int ne2000_io[NE2000_NB_MAX] = { 0x300, 0x320, 0x340, 0x360, |
835 | 0x280, 0x380 }; | |
836 | static const int ne2000_irq[NE2000_NB_MAX] = { 9, 10, 11, 3, 4, 5 }; | |
b41a2cd1 | 837 | |
675d6f82 BS |
838 | static const int parallel_io[MAX_PARALLEL_PORTS] = { 0x378, 0x278, 0x3bc }; |
839 | static const int parallel_irq[MAX_PARALLEL_PORTS] = { 7, 7, 7 }; | |
6508fe59 | 840 | |
48a18b3c | 841 | void pc_init_ne2k_isa(ISABus *bus, NICInfo *nd) |
a41b2ff2 PB |
842 | { |
843 | static int nb_ne2k = 0; | |
844 | ||
845 | if (nb_ne2k == NE2000_NB_MAX) | |
846 | return; | |
48a18b3c | 847 | isa_ne2000_init(bus, ne2000_io[nb_ne2k], |
9453c5bc | 848 | ne2000_irq[nb_ne2k], nd); |
a41b2ff2 PB |
849 | nb_ne2k++; |
850 | } | |
851 | ||
92a16d7a | 852 | DeviceState *cpu_get_current_apic(void) |
0e26b7b8 BS |
853 | { |
854 | if (cpu_single_env) { | |
855 | return cpu_single_env->apic_state; | |
856 | } else { | |
857 | return NULL; | |
858 | } | |
859 | } | |
860 | ||
845773ab | 861 | void pc_acpi_smi_interrupt(void *opaque, int irq, int level) |
53b67b30 | 862 | { |
c3affe56 | 863 | X86CPU *cpu = opaque; |
53b67b30 BS |
864 | |
865 | if (level) { | |
c3affe56 | 866 | cpu_interrupt(CPU(cpu), CPU_INTERRUPT_SMI); |
53b67b30 BS |
867 | } |
868 | } | |
869 | ||
845773ab | 870 | void pc_cpus_init(const char *cpu_model) |
70166477 IY |
871 | { |
872 | int i; | |
873 | ||
874 | /* init CPUs */ | |
875 | if (cpu_model == NULL) { | |
876 | #ifdef TARGET_X86_64 | |
877 | cpu_model = "qemu64"; | |
878 | #else | |
879 | cpu_model = "qemu32"; | |
880 | #endif | |
881 | } | |
882 | ||
bdeec802 IM |
883 | for (i = 0; i < smp_cpus; i++) { |
884 | if (!cpu_x86_init(cpu_model)) { | |
bdeec802 IM |
885 | exit(1); |
886 | } | |
70166477 IY |
887 | } |
888 | } | |
889 | ||
f7e4dd6c GH |
890 | void pc_acpi_init(const char *default_dsdt) |
891 | { | |
892 | char *filename = NULL, *arg = NULL; | |
0c764a9d | 893 | QemuOpts *opts; |
23084327 | 894 | Error *err = NULL; |
f7e4dd6c GH |
895 | |
896 | if (acpi_tables != NULL) { | |
897 | /* manually set via -acpitable, leave it alone */ | |
898 | return; | |
899 | } | |
900 | ||
901 | filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, default_dsdt); | |
902 | if (filename == NULL) { | |
903 | fprintf(stderr, "WARNING: failed to find %s\n", default_dsdt); | |
904 | return; | |
905 | } | |
906 | ||
907 | arg = g_strdup_printf("file=%s", filename); | |
0c764a9d LE |
908 | |
909 | /* creates a deep copy of "arg" */ | |
910 | opts = qemu_opts_parse(qemu_find_opts("acpi"), arg, 0); | |
911 | g_assert(opts != NULL); | |
912 | ||
23084327 LE |
913 | acpi_table_add(opts, &err); |
914 | if (err) { | |
915 | fprintf(stderr, "WARNING: failed to load %s: %s\n", filename, | |
916 | error_get_pretty(err)); | |
917 | error_free(err); | |
f7e4dd6c GH |
918 | } |
919 | g_free(arg); | |
920 | g_free(filename); | |
921 | } | |
922 | ||
459ae5ea | 923 | void *pc_memory_init(MemoryRegion *system_memory, |
4aa63af1 | 924 | const char *kernel_filename, |
845773ab IY |
925 | const char *kernel_cmdline, |
926 | const char *initrd_filename, | |
e0e7e67b | 927 | ram_addr_t below_4g_mem_size, |
ae0a5466 | 928 | ram_addr_t above_4g_mem_size, |
4463aee6 | 929 | MemoryRegion *rom_memory, |
ae0a5466 | 930 | MemoryRegion **ram_memory) |
80cabfad | 931 | { |
cbc5b5f3 JJ |
932 | int linux_boot, i; |
933 | MemoryRegion *ram, *option_rom_mr; | |
00cb2a99 | 934 | MemoryRegion *ram_below_4g, *ram_above_4g; |
81a204e4 | 935 | void *fw_cfg; |
d592d303 | 936 | |
80cabfad FB |
937 | linux_boot = (kernel_filename != NULL); |
938 | ||
00cb2a99 | 939 | /* Allocate RAM. We allocate it as a single memory region and use |
66a0a2cb | 940 | * aliases to address portions of it, mostly for backwards compatibility |
00cb2a99 AK |
941 | * with older qemus that used qemu_ram_alloc(). |
942 | */ | |
7267c094 | 943 | ram = g_malloc(sizeof(*ram)); |
c5705a77 | 944 | memory_region_init_ram(ram, "pc.ram", |
00cb2a99 | 945 | below_4g_mem_size + above_4g_mem_size); |
c5705a77 | 946 | vmstate_register_ram_global(ram); |
ae0a5466 | 947 | *ram_memory = ram; |
7267c094 | 948 | ram_below_4g = g_malloc(sizeof(*ram_below_4g)); |
00cb2a99 AK |
949 | memory_region_init_alias(ram_below_4g, "ram-below-4g", ram, |
950 | 0, below_4g_mem_size); | |
951 | memory_region_add_subregion(system_memory, 0, ram_below_4g); | |
bbe80adf | 952 | if (above_4g_mem_size > 0) { |
7267c094 | 953 | ram_above_4g = g_malloc(sizeof(*ram_above_4g)); |
00cb2a99 AK |
954 | memory_region_init_alias(ram_above_4g, "ram-above-4g", ram, |
955 | below_4g_mem_size, above_4g_mem_size); | |
956 | memory_region_add_subregion(system_memory, 0x100000000ULL, | |
957 | ram_above_4g); | |
bbe80adf | 958 | } |
82b36dc3 | 959 | |
cbc5b5f3 JJ |
960 | |
961 | /* Initialize PC system firmware */ | |
962 | pc_system_firmware_init(rom_memory); | |
00cb2a99 | 963 | |
7267c094 | 964 | option_rom_mr = g_malloc(sizeof(*option_rom_mr)); |
c5705a77 AK |
965 | memory_region_init_ram(option_rom_mr, "pc.rom", PC_ROM_SIZE); |
966 | vmstate_register_ram_global(option_rom_mr); | |
4463aee6 | 967 | memory_region_add_subregion_overlap(rom_memory, |
00cb2a99 AK |
968 | PC_ROM_MIN_VGA, |
969 | option_rom_mr, | |
970 | 1); | |
f753ff16 | 971 | |
bf483392 | 972 | fw_cfg = bochs_bios_init(); |
8832cb80 | 973 | rom_set_fw(fw_cfg); |
1d108d97 | 974 | |
f753ff16 | 975 | if (linux_boot) { |
81a204e4 | 976 | load_linux(fw_cfg, kernel_filename, initrd_filename, kernel_cmdline, below_4g_mem_size); |
f753ff16 PB |
977 | } |
978 | ||
979 | for (i = 0; i < nb_option_roms; i++) { | |
2e55e842 | 980 | rom_add_option(option_rom[i].name, option_rom[i].bootindex); |
406c8df3 | 981 | } |
459ae5ea | 982 | return fw_cfg; |
3d53f5c3 IY |
983 | } |
984 | ||
845773ab IY |
985 | qemu_irq *pc_allocate_cpu_irq(void) |
986 | { | |
987 | return qemu_allocate_irqs(pic_irq_request, NULL, 1); | |
988 | } | |
989 | ||
48a18b3c | 990 | DeviceState *pc_vga_init(ISABus *isa_bus, PCIBus *pci_bus) |
765d7908 | 991 | { |
ad6d45fa AL |
992 | DeviceState *dev = NULL; |
993 | ||
16094b75 AJ |
994 | if (pci_bus) { |
995 | PCIDevice *pcidev = pci_vga_init(pci_bus); | |
996 | dev = pcidev ? &pcidev->qdev : NULL; | |
997 | } else if (isa_bus) { | |
998 | ISADevice *isadev = isa_vga_init(isa_bus); | |
999 | dev = isadev ? &isadev->qdev : NULL; | |
765d7908 | 1000 | } |
ad6d45fa | 1001 | return dev; |
765d7908 IY |
1002 | } |
1003 | ||
4556bd8b BS |
1004 | static void cpu_request_exit(void *opaque, int irq, int level) |
1005 | { | |
4a8fa5dc | 1006 | CPUX86State *env = cpu_single_env; |
4556bd8b BS |
1007 | |
1008 | if (env && level) { | |
1009 | cpu_exit(env); | |
1010 | } | |
1011 | } | |
1012 | ||
258711c6 JG |
1013 | static const MemoryRegionOps ioport80_io_ops = { |
1014 | .write = ioport80_write, | |
c02e1eac | 1015 | .read = ioport80_read, |
258711c6 JG |
1016 | .endianness = DEVICE_NATIVE_ENDIAN, |
1017 | .impl = { | |
1018 | .min_access_size = 1, | |
1019 | .max_access_size = 1, | |
1020 | }, | |
1021 | }; | |
1022 | ||
1023 | static const MemoryRegionOps ioportF0_io_ops = { | |
1024 | .write = ioportF0_write, | |
c02e1eac | 1025 | .read = ioportF0_read, |
258711c6 JG |
1026 | .endianness = DEVICE_NATIVE_ENDIAN, |
1027 | .impl = { | |
1028 | .min_access_size = 1, | |
1029 | .max_access_size = 1, | |
1030 | }, | |
1031 | }; | |
1032 | ||
48a18b3c | 1033 | void pc_basic_device_init(ISABus *isa_bus, qemu_irq *gsi, |
1611977c | 1034 | ISADevice **rtc_state, |
34d4260e | 1035 | ISADevice **floppy, |
1611977c | 1036 | bool no_vmport) |
ffe513da IY |
1037 | { |
1038 | int i; | |
1039 | DriveInfo *fd[MAX_FD]; | |
ce967e2f JK |
1040 | DeviceState *hpet = NULL; |
1041 | int pit_isa_irq = 0; | |
1042 | qemu_irq pit_alt_irq = NULL; | |
7d932dfd | 1043 | qemu_irq rtc_irq = NULL; |
956a3e6b | 1044 | qemu_irq *a20_line; |
c2d8d311 | 1045 | ISADevice *i8042, *port92, *vmmouse, *pit = NULL; |
4556bd8b | 1046 | qemu_irq *cpu_exit_irq; |
258711c6 JG |
1047 | MemoryRegion *ioport80_io = g_new(MemoryRegion, 1); |
1048 | MemoryRegion *ioportF0_io = g_new(MemoryRegion, 1); | |
ffe513da | 1049 | |
258711c6 JG |
1050 | memory_region_init_io(ioport80_io, &ioport80_io_ops, NULL, "ioport80", 1); |
1051 | memory_region_add_subregion(isa_bus->address_space_io, 0x80, ioport80_io); | |
ffe513da | 1052 | |
258711c6 JG |
1053 | memory_region_init_io(ioportF0_io, &ioportF0_io_ops, NULL, "ioportF0", 1); |
1054 | memory_region_add_subregion(isa_bus->address_space_io, 0xf0, ioportF0_io); | |
ffe513da | 1055 | |
5d17c0d2 JK |
1056 | /* |
1057 | * Check if an HPET shall be created. | |
1058 | * | |
1059 | * Without KVM_CAP_PIT_STATE2, we cannot switch off the in-kernel PIT | |
1060 | * when the HPET wants to take over. Thus we have to disable the latter. | |
1061 | */ | |
1062 | if (!no_hpet && (!kvm_irqchip_in_kernel() || kvm_has_pit_state2())) { | |
ce967e2f | 1063 | hpet = sysbus_try_create_simple("hpet", HPET_BASE, NULL); |
822557eb | 1064 | |
dd703b99 | 1065 | if (hpet) { |
b881fbe9 | 1066 | for (i = 0; i < GSI_NUM_PINS; i++) { |
1356b98d | 1067 | sysbus_connect_irq(SYS_BUS_DEVICE(hpet), i, gsi[i]); |
dd703b99 | 1068 | } |
ce967e2f JK |
1069 | pit_isa_irq = -1; |
1070 | pit_alt_irq = qdev_get_gpio_in(hpet, HPET_LEGACY_PIT_INT); | |
1071 | rtc_irq = qdev_get_gpio_in(hpet, HPET_LEGACY_RTC_INT); | |
822557eb | 1072 | } |
ffe513da | 1073 | } |
48a18b3c | 1074 | *rtc_state = rtc_init(isa_bus, 2000, rtc_irq); |
7d932dfd JK |
1075 | |
1076 | qemu_register_boot_set(pc_boot_set, *rtc_state); | |
1077 | ||
c2d8d311 SS |
1078 | if (!xen_enabled()) { |
1079 | if (kvm_irqchip_in_kernel()) { | |
1080 | pit = kvm_pit_init(isa_bus, 0x40); | |
1081 | } else { | |
1082 | pit = pit_init(isa_bus, 0x40, pit_isa_irq, pit_alt_irq); | |
1083 | } | |
1084 | if (hpet) { | |
1085 | /* connect PIT to output control line of the HPET */ | |
1086 | qdev_connect_gpio_out(hpet, 0, qdev_get_gpio_in(&pit->qdev, 0)); | |
1087 | } | |
1088 | pcspk_init(isa_bus, pit); | |
ce967e2f | 1089 | } |
ffe513da IY |
1090 | |
1091 | for(i = 0; i < MAX_SERIAL_PORTS; i++) { | |
1092 | if (serial_hds[i]) { | |
48a18b3c | 1093 | serial_isa_init(isa_bus, i, serial_hds[i]); |
ffe513da IY |
1094 | } |
1095 | } | |
1096 | ||
1097 | for(i = 0; i < MAX_PARALLEL_PORTS; i++) { | |
1098 | if (parallel_hds[i]) { | |
48a18b3c | 1099 | parallel_init(isa_bus, i, parallel_hds[i]); |
ffe513da IY |
1100 | } |
1101 | } | |
1102 | ||
cc36a7a2 AF |
1103 | a20_line = qemu_allocate_irqs(handle_a20_line_change, |
1104 | x86_env_get_cpu(first_cpu), 2); | |
48a18b3c | 1105 | i8042 = isa_create_simple(isa_bus, "i8042"); |
4b78a802 | 1106 | i8042_setup_a20_line(i8042, &a20_line[0]); |
1611977c | 1107 | if (!no_vmport) { |
48a18b3c HP |
1108 | vmport_init(isa_bus); |
1109 | vmmouse = isa_try_create(isa_bus, "vmmouse"); | |
1611977c AP |
1110 | } else { |
1111 | vmmouse = NULL; | |
1112 | } | |
86d86414 BS |
1113 | if (vmmouse) { |
1114 | qdev_prop_set_ptr(&vmmouse->qdev, "ps2_mouse", i8042); | |
43f20196 | 1115 | qdev_init_nofail(&vmmouse->qdev); |
86d86414 | 1116 | } |
48a18b3c | 1117 | port92 = isa_create_simple(isa_bus, "port92"); |
4b78a802 | 1118 | port92_init(port92, &a20_line[1]); |
956a3e6b | 1119 | |
4556bd8b BS |
1120 | cpu_exit_irq = qemu_allocate_irqs(cpu_request_exit, NULL, 1); |
1121 | DMA_init(0, cpu_exit_irq); | |
ffe513da IY |
1122 | |
1123 | for(i = 0; i < MAX_FD; i++) { | |
1124 | fd[i] = drive_get(IF_FLOPPY, 0, i); | |
1125 | } | |
48a18b3c | 1126 | *floppy = fdctrl_init_isa(isa_bus, fd); |
ffe513da IY |
1127 | } |
1128 | ||
9011a1a7 IY |
1129 | void pc_nic_init(ISABus *isa_bus, PCIBus *pci_bus) |
1130 | { | |
1131 | int i; | |
1132 | ||
1133 | for (i = 0; i < nb_nics; i++) { | |
1134 | NICInfo *nd = &nd_table[i]; | |
1135 | ||
1136 | if (!pci_bus || (nd->model && strcmp(nd->model, "ne2k_isa") == 0)) { | |
1137 | pc_init_ne2k_isa(isa_bus, nd); | |
1138 | } else { | |
1139 | pci_nic_init_nofail(nd, "e1000", NULL); | |
1140 | } | |
1141 | } | |
1142 | } | |
1143 | ||
845773ab | 1144 | void pc_pci_device_init(PCIBus *pci_bus) |
e3a5cf42 IY |
1145 | { |
1146 | int max_bus; | |
1147 | int bus; | |
1148 | ||
1149 | max_bus = drive_get_max_bus(IF_SCSI); | |
1150 | for (bus = 0; bus <= max_bus; bus++) { | |
1151 | pci_create_simple(pci_bus, -1, "lsi53c895a"); | |
1152 | } | |
1153 | } | |
a39e3564 JB |
1154 | |
1155 | void ioapic_init_gsi(GSIState *gsi_state, const char *parent_name) | |
1156 | { | |
1157 | DeviceState *dev; | |
1158 | SysBusDevice *d; | |
1159 | unsigned int i; | |
1160 | ||
1161 | if (kvm_irqchip_in_kernel()) { | |
1162 | dev = qdev_create(NULL, "kvm-ioapic"); | |
1163 | } else { | |
1164 | dev = qdev_create(NULL, "ioapic"); | |
1165 | } | |
1166 | if (parent_name) { | |
1167 | object_property_add_child(object_resolve_path(parent_name, NULL), | |
1168 | "ioapic", OBJECT(dev), NULL); | |
1169 | } | |
1170 | qdev_init_nofail(dev); | |
1356b98d | 1171 | d = SYS_BUS_DEVICE(dev); |
a39e3564 JB |
1172 | sysbus_mmio_map(d, 0, 0xfec00000); |
1173 | ||
1174 | for (i = 0; i < IOAPIC_NUM_PINS; i++) { | |
1175 | gsi_state->ioapic_irq[i] = qdev_get_gpio_in(dev, i); | |
1176 | } | |
1177 | } |