]> git.proxmox.com Git - mirror_qemu.git/blame - hw/i386/pc_piix.c
projects / mirror_qemu.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
hw/i386/pc: Populate RTC attribute directly
[mirror_qemu.git] / hw / i386 / pc_piix.c
CommitLineData
845773ab
IY		 1/*
2 * QEMU PC System Emulator
3 *
4 * Copyright (c) 2003-2004 Fabrice Bellard
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 * of this software and associated documentation files (the "Software"), to deal
8 * in the Software without restriction, including without limitation the rights
9 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 * copies of the Software, and to permit persons to whom the Software is
11 * furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 * THE SOFTWARE.
23 */
24
b6a0aa05 25#include "qemu/osdep.h"
2becc36a 26#include CONFIG_DEVICES
ae0a5466 27
d471bf3e 28#include "qemu/units.h"
9cc44d9b 29#include "hw/char/parallel-isa.h"
503a35e7 30#include "hw/dma/i8257.h"
04920fc0 31#include "hw/loader.h"
549e984e 32#include "hw/i386/x86.h"
0d09e41a
PB		 33#include "hw/i386/pc.h"
34#include "hw/i386/apic.h"
0fd61a2d 35#include "hw/pci-host/i440fx.h"
f0bc6bf7 36#include "hw/rtc/mc146818rtc.h"
fff123b8 37#include "hw/southbridge/piix.h"
94692dcd 38#include "hw/display/ramfb.h"
83c9f4ca
PB		 39#include "hw/pci/pci.h"
40#include "hw/pci/pci_ids.h"
41#include "hw/usb.h"
1422e32d 42#include "net/net.h"
794093e8 43#include "hw/ide/isa.h"
df45d38f 44#include "hw/ide/pci.h"
64552b6b 45#include "hw/irq.h"
9c17d615 46#include "sysemu/kvm.h"
a09ef8ff 47#include "hw/i386/kvm/clock.h"
83c9f4ca 48#include "hw/sysbus.h"
93198b6c 49#include "hw/i2c/smbus_eeprom.h"
022c62cb 50#include "exec/memory.h"
0445259b 51#include "hw/acpi/acpi.h"
e688df6b 52#include "qapi/error.h"
c87b1520 53#include "qemu/error-report.h"
da278d58 54#include "sysemu/xen.h"
29d3ccde 55#ifdef CONFIG_XEN
998250e9
TC		 56#include <xen/hvm/hvm_info_table.h>
57#include "hw/xen/xen_pt.h"
29d3ccde 58#endif
e2abfe5e
DW		 59#include "hw/xen/xen-x86.h"
60#include "hw/xen/xen.h"
84a899de 61#include "migration/global_state.h"
c4b63b7c 62#include "migration/misc.h"
3bfe5716 63#include "sysemu/numa.h"
cab78e7c 64#include "hw/hyperv/vmbus-bridge.h"
4b997690 65#include "hw/mem/nvdimm.h"
5c94b826 66#include "hw/i386/acpi-build.h"
f5cc5a5c 67#include "kvm/kvm-cpu.h"
d1aa2f50 68#include "target/i386/cpu.h"
845773ab 69
60a9eb57 70#define XEN_IOAPIC_NUM_PIRQS 128ULL
845773ab 71
60386ea2 72#ifdef CONFIG_IDE_ISA
845773ab
IY		 73static const int ide_iobase[MAX_IDE_BUS] = { 0x1f0, 0x170 };
74static const int ide_iobase2[MAX_IDE_BUS] = { 0x3f6, 0x376 };
75static const int ide_irq[MAX_IDE_BUS] = { 14, 15 };
60386ea2 76#endif
845773ab 77
738c2eb4
BB		 78/*
79 * Return the global irq number corresponding to a given device irq
80 * pin. We could also use the bus number to have a more precise mapping.
81 */
82static int pc_pci_slot_get_pirq(PCIDevice *pci_dev, int pci_intx)
83{
84 int slot_addend;
85 slot_addend = PCI_SLOT(pci_dev->devfn) - 1;
86 return (pci_intx + slot_addend) & 3;
87}
88
89965db4
BB		 89static void piix_intx_routing_notifier_xen(PCIDevice *dev)
90{
91 int i;
92
ebd92d6d 93 /* Scan for updates to PCI link routes. */
89965db4 94 for (i = 0; i < PIIX_NUM_PIRQS; i++) {
ebd92d6d
BB		 95 const PCIINTxRoute route = pci_device_route_intx_to_irq(dev, i);
96 const uint8_t v = route.mode == PCI_INTX_ENABLED ? route.irq : 0;
89965db4
BB		 97 xen_set_pci_link_route(i, v);
98 }
99}
100
845773ab 101/* PC hardware initialisation */
76d39ab4
TC		 102static void pc_init1(MachineState *machine,
103 const char *host_type, const char *pci_type)
845773ab 104{
ec68007a 105 PCMachineState *pcms = PC_MACHINE(machine);
7102fa70 106 PCMachineClass *pcmc = PC_MACHINE_GET_CLASS(pcms);
f0bb276b 107 X86MachineState *x86ms = X86_MACHINE(machine);
1e099556
EH		 108 MemoryRegion *system_memory = get_system_memory();
109 MemoryRegion *system_io = get_system_io();
9b0c4433 110 Object *phb = NULL;
48a18b3c 111 ISABus *isa_bus;
0a15cf08 112 Object *piix4_pm = NULL;
2ba154cf 113 qemu_irq smi_irq;
b881fbe9 114 GSIState *gsi_state;
ae0a5466 115 MemoryRegion *ram_memory;
b90d7bff
BB		 116 MemoryRegion *pci_memory = NULL;
117 MemoryRegion *rom_memory = system_memory;
c87b1520 118 ram_addr_t lowmem;
b90d7bff 119 uint64_t hole64_size = 0;
845773ab 120
8156d480
GH		 121 /*
122 * Calculate ram split, for memory below and above 4G. It's a bit
123 * complicated for backward compatibility reasons ...
124 *
125 * - Traditional split is 3.5G (lowmem = 0xe0000000). This is the
126 * default value for max_ram_below_4g now.
127 *
128 * - Then, to gigabyte align the memory, we move the split to 3G
129 * (lowmem = 0xc0000000). But only in case we have to split in
130 * the first place, i.e. ram_size is larger than (traditional)
131 * lowmem. And for new machine types (gigabyte_align = true)
132 * only, for live migration compatibility reasons.
133 *
134 * - Next the max-ram-below-4g option was added, which allowed to
135 * reduce lowmem to a smaller value, to allow a larger PCI I/O
136 * window below 4G. qemu doesn't enforce gigabyte alignment here,
137 * but prints a warning.
138 *
139 * - Finally max-ram-below-4g got updated to also allow raising lowmem,
140 * so legacy non-PAE guests can get as much memory as possible in
141 * the 32bit address space below 4G.
142 *
5650ac00
PMD		 143 * - Note that Xen has its own ram setup code in xen_ram_init(),
144 * called via xen_hvm_init_pc().
5ec7d098 145 *
8156d480
GH		 146 * Examples:
147 * qemu -M pc-1.7 -m 4G (old default) -> 3584M low, 512M high
148 * qemu -M pc -m 4G (new default) -> 3072M low, 1024M high
149 * qemu -M pc,max-ram-below-4g=2G -m 4G -> 2048M low, 2048M high
150 * qemu -M pc,max-ram-below-4g=4G -m 3968M -> 3968M low (=4G-128M)
ecdbfceb 151 */
5ec7d098 152 if (xen_enabled()) {
5650ac00 153 xen_hvm_init_pc(pcms, &ram_memory);
5ec7d098 154 } else {
f9fddaf7 155 ram_memory = machine->ram;
9a45729d
GH		 156 if (!pcms->max_ram_below_4g) {
157 pcms->max_ram_below_4g = 0xe0000000; /* default: 3.5G */
5ec7d098 158 }
9a45729d
GH		 159 lowmem = pcms->max_ram_below_4g;
160 if (machine->ram_size >= pcms->max_ram_below_4g) {
5ec7d098
GH		 161 if (pcmc->gigabyte_align) {
162 if (lowmem > 0xc0000000) {
163 lowmem = 0xc0000000;
164 }
d471bf3e 165 if (lowmem & (1 * GiB - 1)) {
3dc6f869
AF		 166 warn_report("Large machine and max_ram_below_4g "
167 "(%" PRIu64 ") not a multiple of 1G; "
168 "possible bad performance.",
9a45729d 169 pcms->max_ram_below_4g);
5ec7d098 170 }
8156d480 171 }
c87b1520 172 }
c87b1520 173
5ec7d098 174 if (machine->ram_size >= lowmem) {
f0bb276b
PB		 175 x86ms->above_4g_mem_size = machine->ram_size - lowmem;
176 x86ms->below_4g_mem_size = lowmem;
5ec7d098 177 } else {
f0bb276b
PB		 178 x86ms->above_4g_mem_size = 0;
179 x86ms->below_4g_mem_size = machine->ram_size;
5ec7d098 180 }
3c2a9669
DS		 181 }
182
fb6986a2 183 pc_machine_init_sgx_epc(pcms);
703a548a 184 x86_cpus_init(x86ms, pcmc->default_cpu_version);
3c2a9669 185
929cfe98 186 if (kvm_enabled()) {
8700a984 187 kvmclock_create(pcmc->kvmclock_create_always);
3c2a9669
DS		 188 }
189
7102fa70 190 if (pcmc->pci_enabled) {
4463aee6 191 pci_memory = g_new(MemoryRegion, 1);
286690e3 192 memory_region_init(pci_memory, NULL, "pci", UINT64_MAX);
4463aee6 193 rom_memory = pci_memory;
c589f7cf 194
ce5ac09a
BB		 195 phb = OBJECT(qdev_new(host_type));
196 object_property_add_child(OBJECT(machine), "i440fx", phb);
c589f7cf
BB		 197 object_property_set_link(phb, PCI_HOST_PROP_RAM_MEM,
198 OBJECT(ram_memory), &error_fatal);
199 object_property_set_link(phb, PCI_HOST_PROP_PCI_MEM,
200 OBJECT(pci_memory), &error_fatal);
201 object_property_set_link(phb, PCI_HOST_PROP_SYSTEM_MEM,
202 OBJECT(system_memory), &error_fatal);
203 object_property_set_link(phb, PCI_HOST_PROP_IO_MEM,
204 OBJECT(system_io), &error_fatal);
205 object_property_set_uint(phb, PCI_HOST_BELOW_4G_MEM_SIZE,
206 x86ms->below_4g_mem_size, &error_fatal);
207 object_property_set_uint(phb, PCI_HOST_ABOVE_4G_MEM_SIZE,
208 x86ms->above_4g_mem_size, &error_fatal);
209 object_property_set_str(phb, I440FX_HOST_PROP_PCI_TYPE, pci_type,
210 &error_fatal);
211 sysbus_realize_and_unref(SYS_BUS_DEVICE(phb), &error_fatal);
212
e71dd863
BB		 213 pcms->pcibus = PCI_BUS(qdev_get_child_bus(DEVICE(phb), "pci.0"));
214 pci_bus_map_irqs(pcms->pcibus,
c589f7cf
BB		 215 xen_enabled() ? xen_pci_slot_get_pirq
216 : pc_pci_slot_get_pirq);
c589f7cf 217
ce5ac09a 218 hole64_size = object_property_get_uint(phb,
c48eb7a4
JM		 219 PCI_HOST_PROP_PCI_HOLE64_SIZE,
220 &error_abort);
4463aee6 221 }
ae0a5466 222
845773ab 223 /* allocate ram and load rom/bios */
29d3ccde 224 if (!xen_enabled()) {
f9fddaf7 225 pc_memory_init(pcms, system_memory, rom_memory, hole64_size);
dd29b5c3 226 } else {
82feef45
BB		 227 assert(machine->ram_size == x86ms->below_4g_mem_size +
228 x86ms->above_4g_mem_size);
229
dd29b5c3
PD		 230 if (machine->kernel_filename != NULL) {
231 /* For xen HVM direct kernel boot, load linux here */
232 xen_load_linux(pcms);
233 }
29d3ccde 234 }
845773ab 235
417258f1 236 gsi_state = pc_gsi_create(&x86ms->gsi, pcmc->pci_enabled);
845773ab 237
7102fa70 238 if (pcmc->pci_enabled) {
988fb613 239 PCIDevice *pci_dev;
001cb25f
BB		 240 DeviceState *dev;
241 size_t i;
48bc99a0 242
aa0c9aec 243 pci_dev = pci_new_multifunction(-1, pcms->south_bridge);
6fe4464c
BB		 244 object_property_set_bool(OBJECT(pci_dev), "has-usb",
245 machine_usb(machine), &error_abort);
0a15cf08
BB		 246 object_property_set_bool(OBJECT(pci_dev), "has-acpi",
247 x86_machine_is_acpi_enabled(x86ms),
248 &error_abort);
2d7630f5
BB		 249 object_property_set_bool(OBJECT(pci_dev), "has-pic", false,
250 &error_abort);
ac433035
BB		 251 object_property_set_bool(OBJECT(pci_dev), "has-pit", false,
252 &error_abort);
0a15cf08
BB		 253 qdev_prop_set_uint32(DEVICE(pci_dev), "smb_io_base", 0xb100);
254 object_property_set_bool(OBJECT(pci_dev), "smm-enabled",
255 x86_machine_is_smm_enabled(x86ms),
256 &error_abort);
001cb25f
BB		 257 dev = DEVICE(pci_dev);
258 for (i = 0; i < ISA_NUM_IRQS; i++) {
259 qdev_connect_gpio_out_named(dev, "isa-irqs", i, x86ms->gsi[i]);
260 }
e71dd863 261 pci_realize_and_unref(pci_dev, pcms->pcibus, &error_fatal);
60a9eb57
BB		 262
263 if (xen_enabled()) {
89965db4
BB		 264 pci_device_set_intx_routing_notifier(
265 pci_dev, piix_intx_routing_notifier_xen);
266
60a9eb57
BB		 267 /*
268 * Xen supports additional interrupt routes from the PCI devices to
269 * the IOAPIC: the four pins of each PCI device on the bus are also
270 * connected to the IOAPIC directly.
271 * These additional routes can be discovered through ACPI.
272 */
e71dd863 273 pci_bus_irqs(pcms->pcibus, xen_intx_set_irq, pci_dev,
60a9eb57
BB		 274 XEN_IOAPIC_NUM_PIRQS);
275 }
276
b9a8b8d2 277 isa_bus = ISA_BUS(qdev_get_child_bus(DEVICE(pci_dev), "isa.0"));
99e1c113
BB		 278 x86ms->rtc = ISA_DEVICE(object_resolve_path_component(OBJECT(pci_dev),
279 "rtc"));
0a15cf08 280 piix4_pm = object_resolve_path_component(OBJECT(pci_dev), "pm");
e47e5a5b
BB		 281 dev = DEVICE(object_resolve_path_component(OBJECT(pci_dev), "ide"));
282 pci_ide_create_devs(PCI_DEVICE(dev));
2df87da1
PM		 283 pcms->idebus[0] = qdev_get_child_bus(dev, "ide.0");
284 pcms->idebus[1] = qdev_get_child_bus(dev, "ide.1");
845773ab 285 } else {
8631743c 286 isa_bus = isa_bus_new(NULL, system_memory, system_io,
d10e5432 287 &error_abort);
64127940 288 isa_bus_register_input_irqs(isa_bus, x86ms->gsi);
f0bc6bf7 289
99e1c113
BB		 290 x86ms->rtc = isa_new(TYPE_MC146818_RTC);
291 qdev_prop_set_int32(DEVICE(x86ms->rtc), "base_year", 2000);
292 isa_realize_and_unref(x86ms->rtc, isa_bus, &error_fatal);
f0bc6bf7 293
5e37bc49 294 i8257_dma_init(OBJECT(machine), isa_bus, 0);
0259c78c 295 pcms->hpet_enabled = false;
845773ab 296 }
845773ab 297
c300bbe8
XL		 298 if (x86ms->pic == ON_OFF_AUTO_ON || x86ms->pic == ON_OFF_AUTO_AUTO) {
299 pc_i8259_create(isa_bus, gsi_state->i8259_irq);
300 }
4bae1efe 301
9b0c4433
BB		 302 if (phb) {
303 ioapic_init_gsi(gsi_state, phb);
4bae1efe
RH		 304 }
305
6f529b75
PB		 306 if (tcg_enabled()) {
307 x86_register_ferr_irq(x86ms->gsi[13]);
308 }
845773ab 309
e71dd863 310 pc_vga_init(isa_bus, pcmc->pci_enabled ? pcms->pcibus : NULL);
01195b73 311
7fb1cf16 312 assert(pcms->vmport != ON_OFF_AUTO__MAX);
ec68007a
EH		 313 if (pcms->vmport == ON_OFF_AUTO_AUTO) {
314 pcms->vmport = xen_enabled() ? ON_OFF_AUTO_OFF : ON_OFF_AUTO_ON;
d1048bef
DS		 315 }
316
845773ab 317 /* init basic PC hardware */
99e1c113 318 pc_basic_device_init(pcms, isa_bus, x86ms->gsi, x86ms->rtc, true,
f5878b03 319 0x4);
845773ab 320
e71dd863 321 pc_nic_init(pcmc, isa_bus, pcms->pcibus);
845773ab 322
60386ea2 323#ifdef CONFIG_IDE_ISA
16bd024b 324 if (!pcmc->pci_enabled) {
be1765f3 325 DriveInfo *hd[MAX_IDE_BUS * MAX_IDE_DEVS];
c9d6da3a 326 int i;
be1765f3
BZ		 327
328 ide_drive_get(hd, ARRAY_SIZE(hd));
c9d6da3a 329 for (i = 0; i < MAX_IDE_BUS; i++) {
c0897e0c 330 ISADevice *dev;
61de3676 331 char busname[] = "ide.0";
48a18b3c
HP		 332 dev = isa_ide_init(isa_bus, ide_iobase[i], ide_iobase2[i],
333 ide_irq[i],
c0897e0c 334 hd[MAX_IDE_DEVS * i], hd[MAX_IDE_DEVS * i + 1]);
61de3676
AG		 335 /*
336 * The ide bus name is ide.0 for the first bus and ide.1 for the
337 * second one.
338 */
339 busname[4] = '0' + i;
2df87da1 340 pcms->idebus[i] = qdev_get_child_bus(DEVICE(dev), busname);
845773ab
IY		 341 }
342 }
60386ea2 343#endif
845773ab 344
99e1c113 345 pc_cmos_init(pcms, x86ms->rtc);
16bd024b 346
0a15cf08 347 if (piix4_pm) {
2ba154cf 348 smi_irq = qemu_allocate_irq(pc_acpi_smi_interrupt, first_cpu, 0);
ee7318bc 349
b49e9442 350 qdev_connect_gpio_out_named(DEVICE(piix4_pm), "smi-irq", 0, smi_irq);
19eb2a0d 351 pcms->smbus = I2C_BUS(qdev_get_child_bus(DEVICE(piix4_pm), "i2c"));
845773ab 352 /* TODO: Populate SPD eeprom data. */
ebe15582 353 smbus_eeprom_init(pcms->smbus, 8, NULL, 0);
781bbd6b
IM		 354
355 object_property_add_link(OBJECT(machine), PC_MACHINE_ACPI_DEVICE_PROP,
356 TYPE_HOTPLUG_HANDLER,
50aef131 357 (Object **)&x86ms->acpi_dev,
781bbd6b 358 object_property_allow_set_link,
d2623129 359 OBJ_PROP_LINK_STRONG);
5325cc34 360 object_property_set_link(OBJECT(machine), PC_MACHINE_ACPI_DEVICE_PROP,
0a15cf08 361 piix4_pm, &error_abort);
845773ab
IY		 362 }
363
f6a0d06b
EA		 364 if (machine->nvdimms_state->is_enabled) {
365 nvdimm_init_acpi_state(machine->nvdimms_state, system_io,
5c94b826 366 x86_nvdimm_acpi_dsmio,
f0bb276b 367 x86ms->fw_cfg, OBJECT(pcms));
5fe79386 368 }
845773ab
IY		 369}
370
aa0c9aec
BB		 371typedef enum PCSouthBridgeOption {
372 PC_SOUTH_BRIDGE_OPTION_PIIX3,
373 PC_SOUTH_BRIDGE_OPTION_PIIX4,
374 PC_SOUTH_BRIDGE_OPTION_MAX,
375} PCSouthBridgeOption;
376
377static const QEnumLookup PCSouthBridgeOption_lookup = {
378 .array = (const char *const[]) {
379 [PC_SOUTH_BRIDGE_OPTION_PIIX3] = TYPE_PIIX3_DEVICE,
380 [PC_SOUTH_BRIDGE_OPTION_PIIX4] = TYPE_PIIX4_PCI_DEVICE,
381 },
382 .size = PC_SOUTH_BRIDGE_OPTION_MAX
383};
384
385#define NotifyVmexitOption_str(val) \
386 qapi_enum_lookup(&NotifyVmexitOption_lookup, (val))
387
388static int pc_get_south_bridge(Object *obj, Error **errp)
389{
390 PCMachineState *pcms = PC_MACHINE(obj);
391 int i;
392
393 for (i = 0; i < PCSouthBridgeOption_lookup.size; i++) {
394 if (g_strcmp0(PCSouthBridgeOption_lookup.array[i],
395 pcms->south_bridge) == 0) {
396 return i;
397 }
398 }
399
400 error_setg(errp, "Invalid south bridge value set");
401 return 0;
402}
403
404static void pc_set_south_bridge(Object *obj, int value, Error **errp)
405{
406 PCMachineState *pcms = PC_MACHINE(obj);
407
408 if (value < 0) {
409 error_setg(errp, "Value can't be negative");
410 return;
411 }
412
413 if (value >= PCSouthBridgeOption_lookup.size) {
414 error_setg(errp, "Value too big");
415 return;
416 }
417
418 pcms->south_bridge = PCSouthBridgeOption_lookup.array[value];
419}
420
79859507
EH		 421/* Looking for a pc_compat_2_4() function? It doesn't exist.
422 * pc_compat_*() functions that run on machine-init time and
423 * change global QEMU state are deprecated. Please don't create
424 * one, and implement any pc-*-2.4 (and newer) compat code in
ac78f737 425 * hw_compat_*, pc_compat_*, or * pc_*_machine_options().
79859507
EH		 426 */
427
8995dd90 428static void pc_compat_2_3_fn(MachineState *machine)
5cb50e0a 429{
ed9e923c 430 X86MachineState *x86ms = X86_MACHINE(machine);
355023f2 431 if (kvm_enabled()) {
ed9e923c 432 x86ms->smm = ON_OFF_AUTO_OFF;
355023f2 433 }
5cb50e0a
JW		 434}
435
1c30044e 436static void pc_compat_2_2_fn(MachineState *machine)
64bbd372 437{
8995dd90 438 pc_compat_2_3_fn(machine);
64bbd372
PB		 439}
440
c4fc5695 441static void pc_compat_2_1_fn(MachineState *machine)
2cad57c7 442{
1c30044e 443 pc_compat_2_2_fn(machine);
5114e842 444 x86_cpu_change_kvm_default("svm", NULL);
2cad57c7
EH		 445}
446
a310e653 447static void pc_compat_2_0_fn(MachineState *machine)
3458b2b0 448{
c4fc5695 449 pc_compat_2_1_fn(machine);
3458b2b0
MT		 450}
451
274f5e63 452#ifdef CONFIG_ISAPC
3ef96221 453static void pc_init_isa(MachineState *machine)
845773ab 454{
76d39ab4 455 pc_init1(machine, TYPE_I440FX_PCI_HOST_BRIDGE, TYPE_I440FX_PCI_DEVICE);
845773ab 456}
274f5e63 457#endif
845773ab 458
29d3ccde 459#ifdef CONFIG_XEN
998250e9
TC		 460static void pc_xen_hvm_init_pci(MachineState *machine)
461{
acd0c941 462 const char *pci_type = xen_igd_gfx_pt_enabled() ?
998250e9
TC		 463 TYPE_IGD_PASSTHROUGH_I440FX_PCI_DEVICE : TYPE_I440FX_PCI_DEVICE;
464
465 pc_init1(machine,
466 TYPE_I440FX_PCI_HOST_BRIDGE,
467 pci_type);
468}
469
3ef96221 470static void pc_xen_hvm_init(MachineState *machine)
29d3ccde 471{
e492dc5a 472 PCMachineState *pcms = PC_MACHINE(machine);
39ae4972 473
a88ae0d4
EH		 474 if (!xen_enabled()) {
475 error_report("xenfv machine requires the xen accelerator");
476 exit(1);
477 }
478
998250e9 479 pc_xen_hvm_init_pci(machine);
b54a9d46
BB		 480 xen_igd_reserve_slot(pcms->pcibus);
481 pci_create_simple(pcms->pcibus, -1, "xen-platform");
29d3ccde
AP		 482}
483#endif
484
99fbeafe
EH		 485#define DEFINE_I440FX_MACHINE(suffix, name, compatfn, optionfn) \
486 static void pc_init_##suffix(MachineState *machine) \
487 { \
488 void (*compat)(MachineState *m) = (compatfn); \
489 if (compat) { \
490 compat(machine); \
491 } \
76d39ab4
TC		 492 pc_init1(machine, TYPE_I440FX_PCI_HOST_BRIDGE, \
493 TYPE_I440FX_PCI_DEVICE); \
99fbeafe
EH		 494 } \
495 DEFINE_PC_MACHINE(suffix, name, pc_init_##suffix, optionfn)
fddd179a 496
865906f7 497static void pc_i440fx_machine_options(MachineClass *m)
fddd179a 498{
4b9c264b 499 PCMachineClass *pcmc = PC_MACHINE_CLASS(m);
aa0c9aec
BB		 500 ObjectClass *oc = OBJECT_CLASS(m);
501 pcmc->default_south_bridge = TYPE_PIIX3_DEVICE;
0a343a5a 502 pcmc->pci_root_uid = 0;
5719a179 503 pcmc->default_cpu_version = 1;
4b9c264b 504
fddd179a
EH		 505 m->family = "pc_piix";
506 m->desc = "Standard PC (i440FX + PIIX, 1996)";
254bdb1c
EH		 507 m->default_machine_opts = "firmware=bios-256k.bin";
508 m->default_display = "std";
01ecdaa4 509 m->default_nic = "e1000";
545d8574 510 m->no_parallel = !module_object_class_by_name(TYPE_ISA_PARALLEL);
94692dcd 511 machine_class_allow_dynamic_sysbus_dev(m, TYPE_RAMFB_DEVICE);
cab78e7c 512 machine_class_allow_dynamic_sysbus_dev(m, TYPE_VMBUS_BRIDGE);
aa0c9aec
BB		 513
514 object_class_property_add_enum(oc, "x-south-bridge", "PCSouthBridgeOption",
515 &PCSouthBridgeOption_lookup,
516 pc_get_south_bridge,
517 pc_set_south_bridge);
518 object_class_property_set_description(oc, "x-south-bridge",
519 "Use a different south bridge than PIIX3");
fddd179a
EH		 520}
521
2b10a676 522static void pc_i440fx_9_0_machine_options(MachineClass *m)
fddd179a
EH		 523{
524 pc_i440fx_machine_options(m);
fddd179a 525 m->alias = "pc";
ea0ac7f6 526 m->is_default = true;
fddd179a 527}
aeca6e8d 528
2b10a676
CH		 529DEFINE_I440FX_MACHINE(v9_0, "pc-i440fx-9.0", NULL,
530 pc_i440fx_9_0_machine_options);
531
532static void pc_i440fx_8_2_machine_options(MachineClass *m)
533{
534 pc_i440fx_9_0_machine_options(m);
535 m->alias = NULL;
536 m->is_default = false;
537
538 compat_props_add(m->compat_props, hw_compat_8_2, hw_compat_8_2_len);
539 compat_props_add(m->compat_props, pc_compat_8_2, pc_compat_8_2_len);
540}
541
95f5c89e
CH		 542DEFINE_I440FX_MACHINE(v8_2, "pc-i440fx-8.2", NULL,
543 pc_i440fx_8_2_machine_options);
544
545static void pc_i440fx_8_1_machine_options(MachineClass *m)
546{
cf038650
AS		 547 PCMachineClass *pcmc = PC_MACHINE_CLASS(m);
548
95f5c89e 549 pc_i440fx_8_2_machine_options(m);
cf038650
AS		 550 pcmc->broken_32bit_mem_addr_check = true;
551
95f5c89e
CH		 552 compat_props_add(m->compat_props, hw_compat_8_1, hw_compat_8_1_len);
553 compat_props_add(m->compat_props, pc_compat_8_1, pc_compat_8_1_len);
554}
555
0259dd3e
CH		 556DEFINE_I440FX_MACHINE(v8_1, "pc-i440fx-8.1", NULL,
557 pc_i440fx_8_1_machine_options);
558
559static void pc_i440fx_8_0_machine_options(MachineClass *m)
560{
bf376f30
SS		 561 PCMachineClass *pcmc = PC_MACHINE_CLASS(m);
562
0259dd3e 563 pc_i440fx_8_1_machine_options(m);
0259dd3e
CH		 564 compat_props_add(m->compat_props, hw_compat_8_0, hw_compat_8_0_len);
565 compat_props_add(m->compat_props, pc_compat_8_0, pc_compat_8_0_len);
bf376f30
SS		 566
567 /* For pc-i44fx-8.0 and older, use SMBIOS 2.8 by default */
568 pcmc->default_smbios_ep_type = SMBIOS_ENTRY_POINT_TYPE_32;
0259dd3e
CH		 569}
570
db723c80
CH		 571DEFINE_I440FX_MACHINE(v8_0, "pc-i440fx-8.0", NULL,
572 pc_i440fx_8_0_machine_options);
573
574static void pc_i440fx_7_2_machine_options(MachineClass *m)
575{
576 pc_i440fx_8_0_machine_options(m);
db723c80
CH		 577 compat_props_add(m->compat_props, hw_compat_7_2, hw_compat_7_2_len);
578 compat_props_add(m->compat_props, pc_compat_7_2, pc_compat_7_2_len);
579}
580
f514e147
CH		 581DEFINE_I440FX_MACHINE(v7_2, "pc-i440fx-7.2", NULL,
582 pc_i440fx_7_2_machine_options);
583
584static void pc_i440fx_7_1_machine_options(MachineClass *m)
585{
586 pc_i440fx_7_2_machine_options(m);
f514e147
CH		 587 compat_props_add(m->compat_props, hw_compat_7_1, hw_compat_7_1_len);
588 compat_props_add(m->compat_props, pc_compat_7_1, pc_compat_7_1_len);
589}
590
0ca70366
CH		 591DEFINE_I440FX_MACHINE(v7_1, "pc-i440fx-7.1", NULL,
592 pc_i440fx_7_1_machine_options);
593
594static void pc_i440fx_7_0_machine_options(MachineClass *m)
595{
67f7e426 596 PCMachineClass *pcmc = PC_MACHINE_CLASS(m);
0ca70366 597 pc_i440fx_7_1_machine_options(m);
b3e6982b 598 pcmc->enforce_amd_1tb_hole = false;
0ca70366
CH		 599 compat_props_add(m->compat_props, hw_compat_7_0, hw_compat_7_0_len);
600 compat_props_add(m->compat_props, pc_compat_7_0, pc_compat_7_0_len);
601}
602
01854af2
CH		 603DEFINE_I440FX_MACHINE(v7_0, "pc-i440fx-7.0", NULL,
604 pc_i440fx_7_0_machine_options);
605
606static void pc_i440fx_6_2_machine_options(MachineClass *m)
607{
608 pc_i440fx_7_0_machine_options(m);
01854af2
CH		 609 compat_props_add(m->compat_props, hw_compat_6_2, hw_compat_6_2_len);
610 compat_props_add(m->compat_props, pc_compat_6_2, pc_compat_6_2_len);
611}
612
52e64f5b
YW		 613DEFINE_I440FX_MACHINE(v6_2, "pc-i440fx-6.2", NULL,
614 pc_i440fx_6_2_machine_options);
615
616static void pc_i440fx_6_1_machine_options(MachineClass *m)
617{
618 pc_i440fx_6_2_machine_options(m);
52e64f5b
YW		 619 compat_props_add(m->compat_props, hw_compat_6_1, hw_compat_6_1_len);
620 compat_props_add(m->compat_props, pc_compat_6_1, pc_compat_6_1_len);
2b526199 621 m->smp_props.prefer_sockets = true;
52e64f5b
YW		 622}
623
da7e13c0
CH		 624DEFINE_I440FX_MACHINE(v6_1, "pc-i440fx-6.1", NULL,
625 pc_i440fx_6_1_machine_options);
626
627static void pc_i440fx_6_0_machine_options(MachineClass *m)
628{
629 pc_i440fx_6_1_machine_options(m);
da7e13c0
CH		 630 compat_props_add(m->compat_props, hw_compat_6_0, hw_compat_6_0_len);
631 compat_props_add(m->compat_props, pc_compat_6_0, pc_compat_6_0_len);
632}
633
576a00bd
CH		 634DEFINE_I440FX_MACHINE(v6_0, "pc-i440fx-6.0", NULL,
635 pc_i440fx_6_0_machine_options);
636
637static void pc_i440fx_5_2_machine_options(MachineClass *m)
638{
639 pc_i440fx_6_0_machine_options(m);
576a00bd
CH		 640 compat_props_add(m->compat_props, hw_compat_5_2, hw_compat_5_2_len);
641 compat_props_add(m->compat_props, pc_compat_5_2, pc_compat_5_2_len);
642}
643
3ff3c5d3
CH		 644DEFINE_I440FX_MACHINE(v5_2, "pc-i440fx-5.2", NULL,
645 pc_i440fx_5_2_machine_options);
646
647static void pc_i440fx_5_1_machine_options(MachineClass *m)
648{
8700a984
VK		 649 PCMachineClass *pcmc = PC_MACHINE_CLASS(m);
650
3ff3c5d3 651 pc_i440fx_5_2_machine_options(m);
3ff3c5d3
CH		 652 compat_props_add(m->compat_props, hw_compat_5_1, hw_compat_5_1_len);
653 compat_props_add(m->compat_props, pc_compat_5_1, pc_compat_5_1_len);
8700a984 654 pcmc->kvmclock_create_always = false;
0a343a5a 655 pcmc->pci_root_uid = 1;
3ff3c5d3
CH		 656}
657
541aaa1d
CH		 658DEFINE_I440FX_MACHINE(v5_1, "pc-i440fx-5.1", NULL,
659 pc_i440fx_5_1_machine_options);
660
661static void pc_i440fx_5_0_machine_options(MachineClass *m)
662{
663 pc_i440fx_5_1_machine_options(m);
32a354dc 664 m->numa_mem_supported = true;
541aaa1d
CH		 665 compat_props_add(m->compat_props, hw_compat_5_0, hw_compat_5_0_len);
666 compat_props_add(m->compat_props, pc_compat_5_0, pc_compat_5_0_len);
195784a0 667 m->auto_enable_numa_with_memdev = false;
541aaa1d
CH		 668}
669
3eb74d20
CH		 670DEFINE_I440FX_MACHINE(v5_0, "pc-i440fx-5.0", NULL,
671 pc_i440fx_5_0_machine_options);
672
673static void pc_i440fx_4_2_machine_options(MachineClass *m)
674{
675 pc_i440fx_5_0_machine_options(m);
3eb74d20
CH		 676 compat_props_add(m->compat_props, hw_compat_4_2, hw_compat_4_2_len);
677 compat_props_add(m->compat_props, pc_compat_4_2, pc_compat_4_2_len);
678}
679
9aec2e52
CH		 680DEFINE_I440FX_MACHINE(v4_2, "pc-i440fx-4.2", NULL,
681 pc_i440fx_4_2_machine_options);
682
683static void pc_i440fx_4_1_machine_options(MachineClass *m)
684{
685 pc_i440fx_4_2_machine_options(m);
9aec2e52
CH		 686 compat_props_add(m->compat_props, hw_compat_4_1, hw_compat_4_1_len);
687 compat_props_add(m->compat_props, pc_compat_4_1, pc_compat_4_1_len);
688}
689
9bf2650b
CH		 690DEFINE_I440FX_MACHINE(v4_1, "pc-i440fx-4.1", NULL,
691 pc_i440fx_4_1_machine_options);
692
693static void pc_i440fx_4_0_machine_options(MachineClass *m)
694{
0788a56b 695 PCMachineClass *pcmc = PC_MACHINE_CLASS(m);
9bf2650b 696 pc_i440fx_4_1_machine_options(m);
0788a56b 697 pcmc->default_cpu_version = CPU_VERSION_LEGACY;
9bf2650b
CH		 698 compat_props_add(m->compat_props, hw_compat_4_0, hw_compat_4_0_len);
699 compat_props_add(m->compat_props, pc_compat_4_0, pc_compat_4_0_len);
700}
701
84e060bf
AW		 702DEFINE_I440FX_MACHINE(v4_0, "pc-i440fx-4.0", NULL,
703 pc_i440fx_4_0_machine_options);
704
705static void pc_i440fx_3_1_machine_options(MachineClass *m)
706{
fda672b5
SG		 707 PCMachineClass *pcmc = PC_MACHINE_CLASS(m);
708
84e060bf 709 pc_i440fx_4_0_machine_options(m);
7fccf2a0 710 m->smbus_no_migration_support = true;
fda672b5 711 pcmc->pvh_enabled = false;
abd93cc7
MAL		 712 compat_props_add(m->compat_props, hw_compat_3_1, hw_compat_3_1_len);
713 compat_props_add(m->compat_props, pc_compat_3_1, pc_compat_3_1_len);
84e060bf
AW		 714}
715
4a93722f
MAL		 716DEFINE_I440FX_MACHINE(v3_1, "pc-i440fx-3.1", NULL,
717 pc_i440fx_3_1_machine_options);
718
719static void pc_i440fx_3_0_machine_options(MachineClass *m)
720{
721 pc_i440fx_3_1_machine_options(m);
ddb3235d
MAL		 722 compat_props_add(m->compat_props, hw_compat_3_0, hw_compat_3_0_len);
723 compat_props_add(m->compat_props, pc_compat_3_0, pc_compat_3_0_len);
4a93722f
MAL		 724}
725
aa78a16d
PM		 726DEFINE_I440FX_MACHINE(v3_0, "pc-i440fx-3.0", NULL,
727 pc_i440fx_3_0_machine_options);
968ee4ad
BM		 728
729static void pc_i440fx_2_12_machine_options(MachineClass *m)
730{
aa78a16d 731 pc_i440fx_3_0_machine_options(m);
0d47310b
MAL		 732 compat_props_add(m->compat_props, hw_compat_2_12, hw_compat_2_12_len);
733 compat_props_add(m->compat_props, pc_compat_2_12, pc_compat_2_12_len);
968ee4ad
BM		 734}
735
df47ce8a
HZ		 736DEFINE_I440FX_MACHINE(v2_12, "pc-i440fx-2.12", NULL,
737 pc_i440fx_2_12_machine_options);
738
739static void pc_i440fx_2_11_machine_options(MachineClass *m)
740{
741 pc_i440fx_2_12_machine_options(m);
43df70a9
MAL		 742 compat_props_add(m->compat_props, hw_compat_2_11, hw_compat_2_11_len);
743 compat_props_add(m->compat_props, pc_compat_2_11, pc_compat_2_11_len);
df47ce8a
HZ		 744}
745
a6fd5b0e
MA		 746DEFINE_I440FX_MACHINE(v2_11, "pc-i440fx-2.11", NULL,
747 pc_i440fx_2_11_machine_options);
748
749static void pc_i440fx_2_10_machine_options(MachineClass *m)
750{
751 pc_i440fx_2_11_machine_options(m);
503224f4
MAL		 752 compat_props_add(m->compat_props, hw_compat_2_10, hw_compat_2_10_len);
753 compat_props_add(m->compat_props, pc_compat_2_10, pc_compat_2_10_len);
7b8be49d 754 m->auto_enable_numa_with_memhp = false;
a6fd5b0e
MA		 755}
756
465238d9
PX		 757DEFINE_I440FX_MACHINE(v2_10, "pc-i440fx-2.10", NULL,
758 pc_i440fx_2_10_machine_options);
759
760static void pc_i440fx_2_9_machine_options(MachineClass *m)
761{
762 pc_i440fx_2_10_machine_options(m);
3e803152
MAL		 763 compat_props_add(m->compat_props, hw_compat_2_9, hw_compat_2_9_len);
764 compat_props_add(m->compat_props, pc_compat_2_9, pc_compat_2_9_len);
465238d9
PX		 765}
766
d580bd4b
EH		 767DEFINE_I440FX_MACHINE(v2_9, "pc-i440fx-2.9", NULL,
768 pc_i440fx_2_9_machine_options);
769
770static void pc_i440fx_2_8_machine_options(MachineClass *m)
771{
772 pc_i440fx_2_9_machine_options(m);
edc24ccd
MAL		 773 compat_props_add(m->compat_props, hw_compat_2_8, hw_compat_2_8_len);
774 compat_props_add(m->compat_props, pc_compat_2_8, pc_compat_2_8_len);
d580bd4b
EH		 775}
776
a4d3c834
LM		 777DEFINE_I440FX_MACHINE(v2_8, "pc-i440fx-2.8", NULL,
778 pc_i440fx_2_8_machine_options);
779
a4d3c834
LM		 780static void pc_i440fx_2_7_machine_options(MachineClass *m)
781{
782 pc_i440fx_2_8_machine_options(m);
5a995064
MAL		 783 compat_props_add(m->compat_props, hw_compat_2_7, hw_compat_2_7_len);
784 compat_props_add(m->compat_props, pc_compat_2_7, pc_compat_2_7_len);
a4d3c834
LM		 785}
786
d86c1451
IM		 787DEFINE_I440FX_MACHINE(v2_7, "pc-i440fx-2.7", NULL,
788 pc_i440fx_2_7_machine_options);
789
d86c1451
IM		 790static void pc_i440fx_2_6_machine_options(MachineClass *m)
791{
f014c974 792 X86MachineClass *x86mc = X86_MACHINE_CLASS(m);
679dd1a9 793 PCMachineClass *pcmc = PC_MACHINE_CLASS(m);
88cbe073 794
d86c1451 795 pc_i440fx_2_7_machine_options(m);
679dd1a9 796 pcmc->legacy_cpu_hotplug = true;
f014c974 797 x86mc->fwcfg_dma_enabled = false;
ff8f261f
MAL		 798 compat_props_add(m->compat_props, hw_compat_2_6, hw_compat_2_6_len);
799 compat_props_add(m->compat_props, pc_compat_2_6, pc_compat_2_6_len);
d86c1451
IM		 800}
801
240240d5
EH		 802DEFINE_I440FX_MACHINE(v2_6, "pc-i440fx-2.6", NULL,
803 pc_i440fx_2_6_machine_options);
804
240240d5
EH		 805static void pc_i440fx_2_5_machine_options(MachineClass *m)
806{
2f34ebf2 807 X86MachineClass *x86mc = X86_MACHINE_CLASS(m);
88cbe073 808
240240d5 809 pc_i440fx_2_6_machine_options(m);
2f34ebf2 810 x86mc->save_tsc_khz = false;
bab47d9a 811 m->legacy_fw_cfg_order = 1;
fe759610
MAL		 812 compat_props_add(m->compat_props, hw_compat_2_5, hw_compat_2_5_len);
813 compat_props_add(m->compat_props, pc_compat_2_5, pc_compat_2_5_len);
240240d5
EH		 814}
815
87e896ab
EH		 816DEFINE_I440FX_MACHINE(v2_5, "pc-i440fx-2.5", NULL,
817 pc_i440fx_2_5_machine_options);
818
87e896ab
EH		 819static void pc_i440fx_2_4_machine_options(MachineClass *m)
820{
821 PCMachineClass *pcmc = PC_MACHINE_CLASS(m);
88cbe073 822
87e896ab 823 pc_i440fx_2_5_machine_options(m);
de796d93 824 m->hw_version = "2.4.0";
87e896ab 825 pcmc->broken_reserved_end = true;
2f99b9c2
MAL		 826 compat_props_add(m->compat_props, hw_compat_2_4, hw_compat_2_4_len);
827 compat_props_add(m->compat_props, pc_compat_2_4, pc_compat_2_4_len);
87e896ab
EH		 828}
829
99fbeafe
EH		 830DEFINE_I440FX_MACHINE(v2_4, "pc-i440fx-2.4", NULL,
831 pc_i440fx_2_4_machine_options)
5cb50e0a 832
865906f7 833static void pc_i440fx_2_3_machine_options(MachineClass *m)
fddd179a 834{
4421c6a3 835 pc_i440fx_2_4_machine_options(m);
de796d93 836 m->hw_version = "2.3.0";
c7437f0d 837 m->deprecation_reason = "old and unattended - use a newer version instead";
8995dd90
MAL		 838 compat_props_add(m->compat_props, hw_compat_2_3, hw_compat_2_3_len);
839 compat_props_add(m->compat_props, pc_compat_2_3, pc_compat_2_3_len);
fddd179a 840}
5cb50e0a 841
8995dd90 842DEFINE_I440FX_MACHINE(v2_3, "pc-i440fx-2.3", pc_compat_2_3_fn,
99fbeafe 843 pc_i440fx_2_3_machine_options);
61f219df 844
865906f7 845static void pc_i440fx_2_2_machine_options(MachineClass *m)
fddd179a 846{
7102fa70 847 PCMachineClass *pcmc = PC_MACHINE_CLASS(m);
88cbe073 848
fddd179a 849 pc_i440fx_2_3_machine_options(m);
de796d93 850 m->hw_version = "2.2.0";
112394af 851 m->default_machine_opts = "firmware=bios-256k.bin,suppress-vmdesc=on";
1c30044e
MAL		 852 compat_props_add(m->compat_props, hw_compat_2_2, hw_compat_2_2_len);
853 compat_props_add(m->compat_props, pc_compat_2_2, pc_compat_2_2_len);
7102fa70 854 pcmc->rsdp_in_ram = false;
1af50775 855 pcmc->resizable_acpi_blob = false;
fddd179a 856}
64bbd372 857
1c30044e 858DEFINE_I440FX_MACHINE(v2_2, "pc-i440fx-2.2", pc_compat_2_2_fn,
99fbeafe 859 pc_i440fx_2_2_machine_options);
61f219df 860
865906f7 861static void pc_i440fx_2_1_machine_options(MachineClass *m)
fddd179a 862{
7102fa70 863 PCMachineClass *pcmc = PC_MACHINE_CLASS(m);
88cbe073 864
fddd179a 865 pc_i440fx_2_2_machine_options(m);
de796d93 866 m->hw_version = "2.1.0";
fddd179a 867 m->default_display = NULL;
c4fc5695
MAL		 868 compat_props_add(m->compat_props, hw_compat_2_1, hw_compat_2_1_len);
869 compat_props_add(m->compat_props, pc_compat_2_1, pc_compat_2_1_len);
7102fa70 870 pcmc->smbios_uuid_encoded = false;
16a9e8a5 871 pcmc->enforce_aligned_dimm = false;
fddd179a 872}
f9f21873 873
c4fc5695 874DEFINE_I440FX_MACHINE(v2_1, "pc-i440fx-2.1", pc_compat_2_1_fn,
99fbeafe 875 pc_i440fx_2_1_machine_options);
61f219df 876
865906f7 877static void pc_i440fx_2_0_machine_options(MachineClass *m)
fddd179a 878{
7102fa70 879 PCMachineClass *pcmc = PC_MACHINE_CLASS(m);
88cbe073 880
fddd179a 881 pc_i440fx_2_1_machine_options(m);
de796d93 882 m->hw_version = "2.0.0";
a310e653 883 compat_props_add(m->compat_props, pc_compat_2_0, pc_compat_2_0_len);
7102fa70
EH		 884 pcmc->smbios_legacy_mode = true;
885 pcmc->has_reserved_memory = false;
2b0ddf66
EH		 886 /* This value depends on the actual DSDT and SSDT compiled into
887 * the source QEMU; unfortunately it depends on the binary and
888 * not on the machine type, so we cannot make pc-i440fx-1.7 work on
889 * both QEMU 1.7 and QEMU 2.0.
890 *
891 * Large variations cause migration to fail for more than one
892 * consecutive value of the "-smp" maxcpus option.
893 *
894 * For small variations of the kind caused by different iasl versions,
895 * the 4k rounding usually leaves slack. However, there could be still
896 * one or two values that break. For QEMU 1.7 and QEMU 2.0 the
897 * slack is only ~10 bytes before one "-smp maxcpus" value breaks!
898 *
899 * 6652 is valid for QEMU 2.0, the right value for pc-i440fx-1.7 on
900 * QEMU 1.7 it is 6414. For RHEL/CentOS 7.0 it is 6418.
901 */
902 pcmc->legacy_acpi_table_size = 6652;
cd4040ec 903 pcmc->acpi_data_size = 0x10000;
fddd179a 904}
3458b2b0 905
a310e653 906DEFINE_I440FX_MACHINE(v2_0, "pc-i440fx-2.0", pc_compat_2_0_fn,
99fbeafe 907 pc_i440fx_2_0_machine_options);
61f219df 908
274f5e63 909#ifdef CONFIG_ISAPC
865906f7 910static void isapc_machine_options(MachineClass *m)
fddd179a 911{
7102fa70 912 PCMachineClass *pcmc = PC_MACHINE_CLASS(m);
fddd179a
EH		 913 m->desc = "ISA-only PC";
914 m->max_cpus = 1;
71ae9e94
EH		 915 m->option_rom_has_mr = true;
916 m->rom_file_has_mr = false;
7102fa70
EH		 917 pcmc->pci_enabled = false;
918 pcmc->has_acpi_build = false;
919 pcmc->smbios_defaults = false;
920 pcmc->gigabyte_align = false;
921 pcmc->smbios_legacy_mode = true;
922 pcmc->has_reserved_memory = false;
01ecdaa4 923 m->default_nic = "ne2k_isa";
311ca98d 924 m->default_cpu_type = X86_CPU_TYPE_NAME("486");
545d8574 925 m->no_parallel = !module_object_class_by_name(TYPE_ISA_PARALLEL);
fddd179a 926}
b6b5c8e4 927
61f219df 928DEFINE_PC_MACHINE(isapc, "isapc", pc_init_isa,
25519b06 929 isapc_machine_options);
274f5e63 930#endif
845773ab 931
29d3ccde 932#ifdef CONFIG_XEN
9a709f06 933static void xenfv_4_2_machine_options(MachineClass *m)
fddd179a 934{
9a709f06
OH		 935 pc_i440fx_4_2_machine_options(m);
936 m->desc = "Xen Fully-virtualized PC";
937 m->max_cpus = HVM_MAX_VCPUS;
8959e0a6 938 m->default_machine_opts = "accel=xen,suppress-vmdesc=on";
9a709f06
OH		 939}
940
941DEFINE_PC_MACHINE(xenfv_4_2, "xenfv-4.2", pc_xen_hvm_init,
942 xenfv_4_2_machine_options);
943
944static void xenfv_3_1_machine_options(MachineClass *m)
945{
946 pc_i440fx_3_1_machine_options(m);
fddd179a 947 m->desc = "Xen Fully-virtualized PC";
9a709f06 948 m->alias = "xenfv";
fddd179a 949 m->max_cpus = HVM_MAX_VCPUS;
8959e0a6 950 m->default_machine_opts = "accel=xen,suppress-vmdesc=on";
fddd179a 951}
b6b5c8e4 952
9a709f06
OH		 953DEFINE_PC_MACHINE(xenfv, "xenfv-3.1", pc_xen_hvm_init,
954 xenfv_3_1_machine_options);
29d3ccde 955#endif
QEMU mirror