]> git.proxmox.com Git - mirror_qemu.git/blame - hw/i386/vmport.c
target/i386: fix phadd* with identical destination and source register
[mirror_qemu.git] / hw / i386 / vmport.c
CommitLineData
0975c304
TS
1/*
2 * QEMU VMPort emulation
3 *
bcc4e41f 4 * Copyright (C) 2007 Hervé Poussineau
0975c304
TS
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 * of this software and associated documentation files (the "Software"), to deal
8 * in the Software without restriction, including without limitation the rights
9 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 * copies of the Software, and to permit persons to whom the Software is
11 * furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 * THE SOFTWARE.
23 */
0d1c9782 24#include "qemu/osdep.h"
0d09e41a 25#include "hw/isa/isa.h"
b3946626 26#include "sysemu/hw_accel.h"
43ab9a53 27#include "qemu/log.h"
e5951129 28#include "vmport.h"
d8a05995 29#include "cpu.h"
7299e1a4 30#include "trace.h"
61ada15d 31
0975c304
TS
32#define VMPORT_CMD_GETVERSION 0x0a
33#define VMPORT_CMD_GETRAMSIZE 0x14
34
35#define VMPORT_ENTRIES 0x2c
36#define VMPORT_MAGIC 0x564D5868
37
f02317ad
AF
38#define VMPORT(obj) OBJECT_CHECK(VMPortState, (obj), TYPE_VMPORT)
39
323d7d1d 40typedef struct VMPortState {
f02317ad
AF
41 ISADevice parent_obj;
42
f75317b4 43 MemoryRegion io;
d67f679d 44 VMPortReadFunc *func[VMPORT_ENTRIES];
0975c304
TS
45 void *opaque[VMPORT_ENTRIES];
46} VMPortState;
47
e14da0af 48static VMPortState *port_state;
0975c304 49
d67f679d 50void vmport_register(unsigned char command, VMPortReadFunc *func, void *opaque)
0975c304 51{
323d7d1d 52 if (command >= VMPORT_ENTRIES) {
0975c304 53 return;
323d7d1d 54 }
0975c304 55
7299e1a4 56 trace_vmport_register(command, func, opaque);
e14da0af
MT
57 port_state->func[command] = func;
58 port_state->opaque[command] = opaque;
0975c304
TS
59}
60
360d613e
AG
61static uint64_t vmport_ioport_read(void *opaque, hwaddr addr,
62 unsigned size)
0975c304
TS
63{
64 VMPortState *s = opaque;
4917cf44
AF
65 CPUState *cs = current_cpu;
66 X86CPU *cpu = X86_CPU(cs);
67 CPUX86State *env = &cpu->env;
0975c304 68 unsigned char command;
6dab28d5 69 uint32_t eax;
0975c304 70
4917cf44 71 cpu_synchronize_state(cs);
03c63b94 72
26fb5e48 73 eax = env->regs[R_EAX];
323d7d1d 74 if (eax != VMPORT_MAGIC) {
0975c304 75 return eax;
323d7d1d 76 }
0975c304 77
26fb5e48 78 command = env->regs[R_ECX];
7299e1a4
PMD
79 trace_vmport_command(command);
80 if (command >= VMPORT_ENTRIES || !s->func[command]) {
81 qemu_log_mask(LOG_UNIMP, "vmport: unknown command %x\n", command);
0975c304
TS
82 return eax;
83 }
84
85 return s->func[command](s->opaque[command], addr);
86}
87
360d613e
AG
88static void vmport_ioport_write(void *opaque, hwaddr addr,
89 uint64_t val, unsigned size)
e9396bde 90{
4917cf44 91 X86CPU *cpu = X86_CPU(current_cpu);
e9396bde 92
4917cf44 93 cpu->env.regs[R_EAX] = vmport_ioport_read(opaque, addr, 4);
e9396bde
AL
94}
95
0975c304
TS
96static uint32_t vmport_cmd_get_version(void *opaque, uint32_t addr)
97{
4917cf44
AF
98 X86CPU *cpu = X86_CPU(current_cpu);
99
100 cpu->env.regs[R_EBX] = VMPORT_MAGIC;
0975c304
TS
101 return 6;
102}
103
104static uint32_t vmport_cmd_ram_size(void *opaque, uint32_t addr)
105{
4917cf44
AF
106 X86CPU *cpu = X86_CPU(current_cpu);
107
108 cpu->env.regs[R_EBX] = 0x1177;
0975c304
TS
109 return ram_size;
110}
111
f75317b4 112static const MemoryRegionOps vmport_ops = {
360d613e
AG
113 .read = vmport_ioport_read,
114 .write = vmport_ioport_write,
115 .impl = {
116 .min_access_size = 4,
117 .max_access_size = 4,
118 },
119 .endianness = DEVICE_LITTLE_ENDIAN,
f75317b4
RH
120};
121
db895a1e 122static void vmport_realizefn(DeviceState *dev, Error **errp)
0975c304 123{
db895a1e 124 ISADevice *isadev = ISA_DEVICE(dev);
f02317ad 125 VMPortState *s = VMPORT(dev);
0975c304 126
3c161542 127 memory_region_init_io(&s->io, OBJECT(s), &vmport_ops, s, "vmport", 1);
db895a1e 128 isa_register_ioport(isadev, &s->io, 0x5658);
f75317b4 129
e14da0af 130 port_state = s;
0975c304 131 /* Register some generic port commands */
26fb5e48
AJ
132 vmport_register(VMPORT_CMD_GETVERSION, vmport_cmd_get_version, NULL);
133 vmport_register(VMPORT_CMD_GETRAMSIZE, vmport_cmd_ram_size, NULL);
0975c304 134}
6872ef61 135
8f04ee08
AL
136static void vmport_class_initfn(ObjectClass *klass, void *data)
137{
39bffca2 138 DeviceClass *dc = DEVICE_CLASS(klass);
db895a1e
AF
139
140 dc->realize = vmport_realizefn;
f3b17640 141 /* Reason: realize sets global port_state */
e90f2a8c 142 dc->user_creatable = false;
8f04ee08
AL
143}
144
8c43a6f0 145static const TypeInfo vmport_info = {
f02317ad 146 .name = TYPE_VMPORT,
39bffca2
AL
147 .parent = TYPE_ISA_DEVICE,
148 .instance_size = sizeof(VMPortState),
149 .class_init = vmport_class_initfn,
6872ef61
BS
150};
151
83f7d43a 152static void vmport_register_types(void)
6872ef61 153{
39bffca2 154 type_register_static(&vmport_info);
6872ef61 155}
83f7d43a
AF
156
157type_init(vmport_register_types)