]> git.proxmox.com Git - mirror_qemu.git/blame - hw/ide/isa.c
Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu into staging
[mirror_qemu.git] / hw / ide / isa.c
CommitLineData
ec82026c
GH
1/*
2 * QEMU IDE Emulation: ISA Bus support.
3 *
4 * Copyright (c) 2003 Fabrice Bellard
5 * Copyright (c) 2006 Openedhand Ltd.
6 *
7 * Permission is hereby granted, free of charge, to any person obtaining a copy
8 * of this software and associated documentation files (the "Software"), to deal
9 * in the Software without restriction, including without limitation the rights
10 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
11 * copies of the Software, and to permit persons to whom the Software is
12 * furnished to do so, subject to the following conditions:
13 *
14 * The above copyright notice and this permission notice shall be included in
15 * all copies or substantial portions of the Software.
16 *
17 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
18 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
19 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
20 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
21 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
22 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
23 * THE SOFTWARE.
24 */
0b8fa32f 25
53239262 26#include "qemu/osdep.h"
a9c94277 27#include "hw/isa/isa.h"
a27bd6c7 28#include "hw/qdev-properties.h"
d6454270 29#include "migration/vmstate.h"
96927c74 30#include "qapi/error.h"
0b8fa32f 31#include "qemu/module.h"
9c17d615 32#include "sysemu/dma.h"
59f2a787 33
794093e8 34#include "hw/ide/isa.h"
a9c94277 35#include "hw/ide/internal.h"
db1015e9 36#include "qom/object.h"
ec82026c
GH
37
38/***********************************************************/
39/* ISA IDE definitions */
40
db1015e9 41struct ISAIDEState {
2f12688b
AF
42 ISADevice parent_obj;
43
1f850f10 44 IDEBus bus;
dea21e97
GH
45 uint32_t iobase;
46 uint32_t iobase2;
794093e8 47 uint32_t irqnum;
db1015e9 48};
cebbe6d4 49
4a643563
BS
50static void isa_ide_reset(DeviceState *d)
51{
2f12688b 52 ISAIDEState *s = ISA_IDE(d);
4a643563
BS
53
54 ide_bus_reset(&s->bus);
55}
56
200ab5e2
JQ
57static const VMStateDescription vmstate_ide_isa = {
58 .name = "isa-ide",
59 .version_id = 3,
60 .minimum_version_id = 0,
d49805ae 61 .fields = (VMStateField[]) {
200ab5e2
JQ
62 VMSTATE_IDE_BUS(bus, ISAIDEState),
63 VMSTATE_IDE_DRIVES(bus.ifs, ISAIDEState),
64 VMSTATE_END_OF_LIST()
65 }
66};
cebbe6d4 67
db895a1e 68static void isa_ide_realizefn(DeviceState *dev, Error **errp)
ec82026c 69{
db895a1e 70 ISADevice *isadev = ISA_DEVICE(dev);
2f12688b 71 ISAIDEState *s = ISA_IDE(dev);
dea21e97 72
82c74ac4 73 ide_bus_init(&s->bus, sizeof(s->bus), dev, 0, 2);
db895a1e 74 ide_init_ioport(&s->bus, isadev, s->iobase, s->iobase2);
c9519630 75 ide_bus_init_output_irq(&s->bus, isa_get_irq(isadev, s->irqnum));
3cad405b 76 vmstate_register(VMSTATE_IF(dev), 0, &vmstate_ide_isa, s);
e29b1246 77 ide_bus_register_restart_cb(&s->bus);
d32c76b3 78}
dea21e97 79
794093e8 80ISADevice *isa_ide_init(ISABus *bus, int iobase, int iobase2, int irqnum,
57c88866 81 DriveInfo *hd0, DriveInfo *hd1)
dea21e97 82{
2f12688b
AF
83 DeviceState *dev;
84 ISADevice *isadev;
cebbe6d4 85 ISAIDEState *s;
ec82026c 86
96927c74 87 isadev = isa_new(TYPE_ISA_IDE);
2f12688b
AF
88 dev = DEVICE(isadev);
89 qdev_prop_set_uint32(dev, "iobase", iobase);
90 qdev_prop_set_uint32(dev, "iobase2", iobase2);
794093e8 91 qdev_prop_set_uint32(dev, "irq", irqnum);
96927c74 92 isa_realize_and_unref(isadev, bus, &error_fatal);
ec82026c 93
2f12688b
AF
94 s = ISA_IDE(dev);
95 if (hd0) {
b6a5ab27 96 ide_bus_create_drive(&s->bus, 0, hd0);
2f12688b
AF
97 }
98 if (hd1) {
b6a5ab27 99 ide_bus_create_drive(&s->bus, 1, hd1);
2f12688b
AF
100 }
101 return isadev;
dea21e97
GH
102}
103
39bffca2 104static Property isa_ide_properties[] = {
c7bcc85d
PB
105 DEFINE_PROP_UINT32("iobase", ISAIDEState, iobase, 0x1f0),
106 DEFINE_PROP_UINT32("iobase2", ISAIDEState, iobase2, 0x3f6),
794093e8 107 DEFINE_PROP_UINT32("irq", ISAIDEState, irqnum, 14),
39bffca2
AL
108 DEFINE_PROP_END_OF_LIST(),
109};
110
8f04ee08
AL
111static void isa_ide_class_initfn(ObjectClass *klass, void *data)
112{
39bffca2 113 DeviceClass *dc = DEVICE_CLASS(klass);
db895a1e
AF
114
115 dc->realize = isa_ide_realizefn;
39bffca2
AL
116 dc->fw_name = "ide";
117 dc->reset = isa_ide_reset;
4f67d30b 118 device_class_set_props(dc, isa_ide_properties);
125ee0ed 119 set_bit(DEVICE_CATEGORY_STORAGE, dc->categories);
8f04ee08
AL
120}
121
8c43a6f0 122static const TypeInfo isa_ide_info = {
2f12688b 123 .name = TYPE_ISA_IDE,
39bffca2
AL
124 .parent = TYPE_ISA_DEVICE,
125 .instance_size = sizeof(ISAIDEState),
126 .class_init = isa_ide_class_initfn,
dea21e97
GH
127};
128
83f7d43a 129static void isa_ide_register_types(void)
dea21e97 130{
39bffca2 131 type_register_static(&isa_ide_info);
ec82026c 132}
dea21e97 133
83f7d43a 134type_init(isa_ide_register_types)