]> git.proxmox.com Git - mirror_qemu.git/blame - hw/ide.c
ffree test
[mirror_qemu.git] / hw / ide.c
CommitLineData
5391d806
FB
1/*
2 * QEMU IDE disk and CD-ROM Emulator
3 *
4 * Copyright (c) 2003 Fabrice Bellard
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 * of this software and associated documentation files (the "Software"), to deal
8 * in the Software without restriction, including without limitation the rights
9 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 * copies of the Software, and to permit persons to whom the Software is
11 * furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 * THE SOFTWARE.
23 */
5391d806
FB
24#include "vl.h"
25
5391d806
FB
26/* debug IDE devices */
27//#define DEBUG_IDE
28//#define DEBUG_IDE_ATAPI
29
30/* Bits of HD_STATUS */
31#define ERR_STAT 0x01
32#define INDEX_STAT 0x02
33#define ECC_STAT 0x04 /* Corrected error */
34#define DRQ_STAT 0x08
35#define SEEK_STAT 0x10
36#define SRV_STAT 0x10
37#define WRERR_STAT 0x20
38#define READY_STAT 0x40
39#define BUSY_STAT 0x80
40
41/* Bits for HD_ERROR */
42#define MARK_ERR 0x01 /* Bad address mark */
43#define TRK0_ERR 0x02 /* couldn't find track 0 */
44#define ABRT_ERR 0x04 /* Command aborted */
45#define MCR_ERR 0x08 /* media change request */
46#define ID_ERR 0x10 /* ID field not found */
47#define MC_ERR 0x20 /* media changed */
48#define ECC_ERR 0x40 /* Uncorrectable ECC error */
49#define BBD_ERR 0x80 /* pre-EIDE meaning: block marked bad */
50#define ICRC_ERR 0x80 /* new meaning: CRC error during transfer */
51
52/* Bits of HD_NSECTOR */
53#define CD 0x01
54#define IO 0x02
55#define REL 0x04
56#define TAG_MASK 0xf8
57
58#define IDE_CMD_RESET 0x04
59#define IDE_CMD_DISABLE_IRQ 0x02
60
61/* ATA/ATAPI Commands pre T13 Spec */
62#define WIN_NOP 0x00
63/*
64 * 0x01->0x02 Reserved
65 */
66#define CFA_REQ_EXT_ERROR_CODE 0x03 /* CFA Request Extended Error Code */
67/*
68 * 0x04->0x07 Reserved
69 */
70#define WIN_SRST 0x08 /* ATAPI soft reset command */
71#define WIN_DEVICE_RESET 0x08
72/*
73 * 0x09->0x0F Reserved
74 */
75#define WIN_RECAL 0x10
76#define WIN_RESTORE WIN_RECAL
77/*
78 * 0x10->0x1F Reserved
79 */
80#define WIN_READ 0x20 /* 28-Bit */
81#define WIN_READ_ONCE 0x21 /* 28-Bit without retries */
82#define WIN_READ_LONG 0x22 /* 28-Bit */
83#define WIN_READ_LONG_ONCE 0x23 /* 28-Bit without retries */
84#define WIN_READ_EXT 0x24 /* 48-Bit */
85#define WIN_READDMA_EXT 0x25 /* 48-Bit */
86#define WIN_READDMA_QUEUED_EXT 0x26 /* 48-Bit */
87#define WIN_READ_NATIVE_MAX_EXT 0x27 /* 48-Bit */
88/*
89 * 0x28
90 */
91#define WIN_MULTREAD_EXT 0x29 /* 48-Bit */
92/*
93 * 0x2A->0x2F Reserved
94 */
95#define WIN_WRITE 0x30 /* 28-Bit */
96#define WIN_WRITE_ONCE 0x31 /* 28-Bit without retries */
97#define WIN_WRITE_LONG 0x32 /* 28-Bit */
98#define WIN_WRITE_LONG_ONCE 0x33 /* 28-Bit without retries */
99#define WIN_WRITE_EXT 0x34 /* 48-Bit */
100#define WIN_WRITEDMA_EXT 0x35 /* 48-Bit */
101#define WIN_WRITEDMA_QUEUED_EXT 0x36 /* 48-Bit */
102#define WIN_SET_MAX_EXT 0x37 /* 48-Bit */
103#define CFA_WRITE_SECT_WO_ERASE 0x38 /* CFA Write Sectors without erase */
104#define WIN_MULTWRITE_EXT 0x39 /* 48-Bit */
105/*
106 * 0x3A->0x3B Reserved
107 */
108#define WIN_WRITE_VERIFY 0x3C /* 28-Bit */
109/*
110 * 0x3D->0x3F Reserved
111 */
112#define WIN_VERIFY 0x40 /* 28-Bit - Read Verify Sectors */
113#define WIN_VERIFY_ONCE 0x41 /* 28-Bit - without retries */
114#define WIN_VERIFY_EXT 0x42 /* 48-Bit */
115/*
116 * 0x43->0x4F Reserved
117 */
118#define WIN_FORMAT 0x50
119/*
120 * 0x51->0x5F Reserved
121 */
122#define WIN_INIT 0x60
123/*
124 * 0x61->0x5F Reserved
125 */
126#define WIN_SEEK 0x70 /* 0x70-0x7F Reserved */
127#define CFA_TRANSLATE_SECTOR 0x87 /* CFA Translate Sector */
128#define WIN_DIAGNOSE 0x90
129#define WIN_SPECIFY 0x91 /* set drive geometry translation */
130#define WIN_DOWNLOAD_MICROCODE 0x92
131#define WIN_STANDBYNOW2 0x94
132#define WIN_STANDBY2 0x96
133#define WIN_SETIDLE2 0x97
134#define WIN_CHECKPOWERMODE2 0x98
135#define WIN_SLEEPNOW2 0x99
136/*
137 * 0x9A VENDOR
138 */
139#define WIN_PACKETCMD 0xA0 /* Send a packet command. */
140#define WIN_PIDENTIFY 0xA1 /* identify ATAPI device */
141#define WIN_QUEUED_SERVICE 0xA2
142#define WIN_SMART 0xB0 /* self-monitoring and reporting */
143#define CFA_ERASE_SECTORS 0xC0
144#define WIN_MULTREAD 0xC4 /* read sectors using multiple mode*/
145#define WIN_MULTWRITE 0xC5 /* write sectors using multiple mode */
146#define WIN_SETMULT 0xC6 /* enable/disable multiple mode */
147#define WIN_READDMA_QUEUED 0xC7 /* read sectors using Queued DMA transfers */
148#define WIN_READDMA 0xC8 /* read sectors using DMA transfers */
149#define WIN_READDMA_ONCE 0xC9 /* 28-Bit - without retries */
150#define WIN_WRITEDMA 0xCA /* write sectors using DMA transfers */
151#define WIN_WRITEDMA_ONCE 0xCB /* 28-Bit - without retries */
152#define WIN_WRITEDMA_QUEUED 0xCC /* write sectors using Queued DMA transfers */
153#define CFA_WRITE_MULTI_WO_ERASE 0xCD /* CFA Write multiple without erase */
154#define WIN_GETMEDIASTATUS 0xDA
155#define WIN_ACKMEDIACHANGE 0xDB /* ATA-1, ATA-2 vendor */
156#define WIN_POSTBOOT 0xDC
157#define WIN_PREBOOT 0xDD
158#define WIN_DOORLOCK 0xDE /* lock door on removable drives */
159#define WIN_DOORUNLOCK 0xDF /* unlock door on removable drives */
160#define WIN_STANDBYNOW1 0xE0
161#define WIN_IDLEIMMEDIATE 0xE1 /* force drive to become "ready" */
162#define WIN_STANDBY 0xE2 /* Set device in Standby Mode */
163#define WIN_SETIDLE1 0xE3
164#define WIN_READ_BUFFER 0xE4 /* force read only 1 sector */
165#define WIN_CHECKPOWERMODE1 0xE5
166#define WIN_SLEEPNOW1 0xE6
167#define WIN_FLUSH_CACHE 0xE7
168#define WIN_WRITE_BUFFER 0xE8 /* force write only 1 sector */
169#define WIN_WRITE_SAME 0xE9 /* read ata-2 to use */
170 /* SET_FEATURES 0x22 or 0xDD */
171#define WIN_FLUSH_CACHE_EXT 0xEA /* 48-Bit */
172#define WIN_IDENTIFY 0xEC /* ask drive to identify itself */
173#define WIN_MEDIAEJECT 0xED
174#define WIN_IDENTIFY_DMA 0xEE /* same as WIN_IDENTIFY, but DMA */
175#define WIN_SETFEATURES 0xEF /* set special drive features */
176#define EXABYTE_ENABLE_NEST 0xF0
177#define WIN_SECURITY_SET_PASS 0xF1
178#define WIN_SECURITY_UNLOCK 0xF2
179#define WIN_SECURITY_ERASE_PREPARE 0xF3
180#define WIN_SECURITY_ERASE_UNIT 0xF4
181#define WIN_SECURITY_FREEZE_LOCK 0xF5
182#define WIN_SECURITY_DISABLE 0xF6
183#define WIN_READ_NATIVE_MAX 0xF8 /* return the native maximum address */
184#define WIN_SET_MAX 0xF9
185#define DISABLE_SEAGATE 0xFB
186
187/* set to 1 set disable mult support */
f66723fa 188#define MAX_MULT_SECTORS 16
5391d806
FB
189
190/* ATAPI defines */
191
192#define ATAPI_PACKET_SIZE 12
193
194/* The generic packet command opcodes for CD/DVD Logical Units,
195 * From Table 57 of the SFF8090 Ver. 3 (Mt. Fuji) draft standard. */
196#define GPCMD_BLANK 0xa1
197#define GPCMD_CLOSE_TRACK 0x5b
198#define GPCMD_FLUSH_CACHE 0x35
199#define GPCMD_FORMAT_UNIT 0x04
200#define GPCMD_GET_CONFIGURATION 0x46
201#define GPCMD_GET_EVENT_STATUS_NOTIFICATION 0x4a
202#define GPCMD_GET_PERFORMANCE 0xac
203#define GPCMD_INQUIRY 0x12
204#define GPCMD_LOAD_UNLOAD 0xa6
205#define GPCMD_MECHANISM_STATUS 0xbd
206#define GPCMD_MODE_SELECT_10 0x55
207#define GPCMD_MODE_SENSE_10 0x5a
208#define GPCMD_PAUSE_RESUME 0x4b
209#define GPCMD_PLAY_AUDIO_10 0x45
210#define GPCMD_PLAY_AUDIO_MSF 0x47
211#define GPCMD_PLAY_AUDIO_TI 0x48
212#define GPCMD_PLAY_CD 0xbc
213#define GPCMD_PREVENT_ALLOW_MEDIUM_REMOVAL 0x1e
214#define GPCMD_READ_10 0x28
215#define GPCMD_READ_12 0xa8
216#define GPCMD_READ_CDVD_CAPACITY 0x25
217#define GPCMD_READ_CD 0xbe
218#define GPCMD_READ_CD_MSF 0xb9
219#define GPCMD_READ_DISC_INFO 0x51
220#define GPCMD_READ_DVD_STRUCTURE 0xad
221#define GPCMD_READ_FORMAT_CAPACITIES 0x23
222#define GPCMD_READ_HEADER 0x44
223#define GPCMD_READ_TRACK_RZONE_INFO 0x52
224#define GPCMD_READ_SUBCHANNEL 0x42
225#define GPCMD_READ_TOC_PMA_ATIP 0x43
226#define GPCMD_REPAIR_RZONE_TRACK 0x58
227#define GPCMD_REPORT_KEY 0xa4
228#define GPCMD_REQUEST_SENSE 0x03
229#define GPCMD_RESERVE_RZONE_TRACK 0x53
230#define GPCMD_SCAN 0xba
231#define GPCMD_SEEK 0x2b
232#define GPCMD_SEND_DVD_STRUCTURE 0xad
233#define GPCMD_SEND_EVENT 0xa2
234#define GPCMD_SEND_KEY 0xa3
235#define GPCMD_SEND_OPC 0x54
236#define GPCMD_SET_READ_AHEAD 0xa7
237#define GPCMD_SET_STREAMING 0xb6
238#define GPCMD_START_STOP_UNIT 0x1b
239#define GPCMD_STOP_PLAY_SCAN 0x4e
240#define GPCMD_TEST_UNIT_READY 0x00
241#define GPCMD_VERIFY_10 0x2f
242#define GPCMD_WRITE_10 0x2a
243#define GPCMD_WRITE_AND_VERIFY_10 0x2e
244/* This is listed as optional in ATAPI 2.6, but is (curiously)
245 * missing from Mt. Fuji, Table 57. It _is_ mentioned in Mt. Fuji
246 * Table 377 as an MMC command for SCSi devices though... Most ATAPI
247 * drives support it. */
248#define GPCMD_SET_SPEED 0xbb
249/* This seems to be a SCSI specific CD-ROM opcode
250 * to play data at track/index */
251#define GPCMD_PLAYAUDIO_TI 0x48
252/*
253 * From MS Media Status Notification Support Specification. For
254 * older drives only.
255 */
256#define GPCMD_GET_MEDIA_STATUS 0xda
257
258/* Mode page codes for mode sense/set */
259#define GPMODE_R_W_ERROR_PAGE 0x01
260#define GPMODE_WRITE_PARMS_PAGE 0x05
261#define GPMODE_AUDIO_CTL_PAGE 0x0e
262#define GPMODE_POWER_PAGE 0x1a
263#define GPMODE_FAULT_FAIL_PAGE 0x1c
264#define GPMODE_TO_PROTECT_PAGE 0x1d
265#define GPMODE_CAPABILITIES_PAGE 0x2a
266#define GPMODE_ALL_PAGES 0x3f
267/* Not in Mt. Fuji, but in ATAPI 2.6 -- depricated now in favor
268 * of MODE_SENSE_POWER_PAGE */
269#define GPMODE_CDROM_PAGE 0x0d
270
271#define ATAPI_INT_REASON_CD 0x01 /* 0 = data transfer */
272#define ATAPI_INT_REASON_IO 0x02 /* 1 = transfer to the host */
273#define ATAPI_INT_REASON_REL 0x04
274#define ATAPI_INT_REASON_TAG 0xf8
275
276/* same constants as bochs */
7f777bf3 277#define ASC_ILLEGAL_OPCODE 0x20
5391d806
FB
278#define ASC_LOGICAL_BLOCK_OOR 0x21
279#define ASC_INV_FIELD_IN_CMD_PACKET 0x24
280#define ASC_MEDIUM_NOT_PRESENT 0x3a
281#define ASC_SAVING_PARAMETERS_NOT_SUPPORTED 0x39
282
283#define SENSE_NONE 0
284#define SENSE_NOT_READY 2
285#define SENSE_ILLEGAL_REQUEST 5
286#define SENSE_UNIT_ATTENTION 6
287
288struct IDEState;
289
290typedef void EndTransferFunc(struct IDEState *);
291
caed8802 292/* NOTE: IDEState represents in fact one drive */
5391d806
FB
293typedef struct IDEState {
294 /* ide config */
295 int is_cdrom;
5391d806
FB
296 int cylinders, heads, sectors;
297 int64_t nb_sectors;
298 int mult_sectors;
299 int irq;
34e538ae 300 PCIDevice *pci_dev;
aedf5382 301 int drive_serial;
5391d806
FB
302 /* ide regs */
303 uint8_t feature;
304 uint8_t error;
305 uint16_t nsector; /* 0 is 256 to ease computations */
306 uint8_t sector;
307 uint8_t lcyl;
308 uint8_t hcyl;
309 uint8_t select;
310 uint8_t status;
311 /* 0x3f6 command, only meaningful for drive 0 */
312 uint8_t cmd;
313 /* depends on bit 4 in select, only meaningful for drive 0 */
314 struct IDEState *cur_drive;
315 BlockDriverState *bs;
316 /* ATAPI specific */
317 uint8_t sense_key;
318 uint8_t asc;
319 int packet_transfer_size;
320 int elementary_transfer_size;
321 int io_buffer_index;
322 int lba;
323 /* transfer handling */
324 int req_nb_sectors; /* number of sectors per interrupt */
325 EndTransferFunc *end_transfer_func;
326 uint8_t *data_ptr;
327 uint8_t *data_end;
328 uint8_t io_buffer[MAX_MULT_SECTORS*512 + 4];
329} IDEState;
330
5391d806
FB
331static void padstr(char *str, const char *src, int len)
332{
333 int i, v;
334 for(i = 0; i < len; i++) {
335 if (*src)
336 v = *src++;
337 else
338 v = ' ';
339 *(char *)((long)str ^ 1) = v;
340 str++;
341 }
342}
343
bd0d90b2
FB
344static void padstr8(uint8_t *buf, int buf_size, const char *src)
345{
346 int i;
347 for(i = 0; i < buf_size; i++) {
348 if (*src)
349 buf[i] = *src++;
350 else
351 buf[i] = ' ';
352 }
353}
354
67b915a5
FB
355static void put_le16(uint16_t *p, unsigned int v)
356{
0c4ad8dc 357 *p = cpu_to_le16(v);
67b915a5
FB
358}
359
5391d806
FB
360static void ide_identify(IDEState *s)
361{
362 uint16_t *p;
363 unsigned int oldsize;
aedf5382 364 char buf[20];
5391d806
FB
365
366 memset(s->io_buffer, 0, 512);
367 p = (uint16_t *)s->io_buffer;
67b915a5
FB
368 put_le16(p + 0, 0x0040);
369 put_le16(p + 1, s->cylinders);
370 put_le16(p + 3, s->heads);
371 put_le16(p + 4, 512 * s->sectors); /* XXX: retired, remove ? */
372 put_le16(p + 5, 512); /* XXX: retired, remove ? */
373 put_le16(p + 6, s->sectors);
aedf5382
FB
374 snprintf(buf, sizeof(buf), "QM%05d", s->drive_serial);
375 padstr((uint8_t *)(p + 10), buf, 20); /* serial number */
67b915a5
FB
376 put_le16(p + 20, 3); /* XXX: retired, remove ? */
377 put_le16(p + 21, 512); /* cache size in sectors */
378 put_le16(p + 22, 4); /* ecc bytes */
5391d806
FB
379 padstr((uint8_t *)(p + 23), QEMU_VERSION, 8); /* firmware version */
380 padstr((uint8_t *)(p + 27), "QEMU HARDDISK", 40); /* model */
381#if MAX_MULT_SECTORS > 1
67b915a5 382 put_le16(p + 47, 0x8000 | MAX_MULT_SECTORS);
5391d806 383#endif
67b915a5
FB
384 put_le16(p + 48, 1); /* dword I/O */
385 put_le16(p + 49, 1 << 9); /* LBA supported, no DMA */
386 put_le16(p + 51, 0x200); /* PIO transfer cycle */
387 put_le16(p + 52, 0x200); /* DMA transfer cycle */
388 put_le16(p + 53, 1); /* words 54-58 are valid */
389 put_le16(p + 54, s->cylinders);
390 put_le16(p + 55, s->heads);
391 put_le16(p + 56, s->sectors);
5391d806 392 oldsize = s->cylinders * s->heads * s->sectors;
67b915a5
FB
393 put_le16(p + 57, oldsize);
394 put_le16(p + 58, oldsize >> 16);
5391d806 395 if (s->mult_sectors)
67b915a5
FB
396 put_le16(p + 59, 0x100 | s->mult_sectors);
397 put_le16(p + 60, s->nb_sectors);
398 put_le16(p + 61, s->nb_sectors >> 16);
399 put_le16(p + 80, (1 << 1) | (1 << 2));
400 put_le16(p + 82, (1 << 14));
401 put_le16(p + 83, (1 << 14));
402 put_le16(p + 84, (1 << 14));
403 put_le16(p + 85, (1 << 14));
404 put_le16(p + 86, 0);
405 put_le16(p + 87, (1 << 14));
5391d806
FB
406}
407
408static void ide_atapi_identify(IDEState *s)
409{
410 uint16_t *p;
aedf5382 411 char buf[20];
5391d806
FB
412
413 memset(s->io_buffer, 0, 512);
414 p = (uint16_t *)s->io_buffer;
415 /* Removable CDROM, 50us response, 12 byte packets */
67b915a5 416 put_le16(p + 0, (2 << 14) | (5 << 8) | (1 << 7) | (2 << 5) | (0 << 0));
aedf5382
FB
417 snprintf(buf, sizeof(buf), "QM%05d", s->drive_serial);
418 padstr((uint8_t *)(p + 10), buf, 20); /* serial number */
67b915a5
FB
419 put_le16(p + 20, 3); /* buffer type */
420 put_le16(p + 21, 512); /* cache size in sectors */
421 put_le16(p + 22, 4); /* ecc bytes */
5391d806
FB
422 padstr((uint8_t *)(p + 23), QEMU_VERSION, 8); /* firmware version */
423 padstr((uint8_t *)(p + 27), "QEMU CD-ROM", 40); /* model */
67b915a5
FB
424 put_le16(p + 48, 1); /* dword I/O (XXX: should not be set on CDROM) */
425 put_le16(p + 49, 1 << 9); /* LBA supported, no DMA */
426 put_le16(p + 53, 3); /* words 64-70, 54-58 valid */
427 put_le16(p + 63, 0x103); /* DMA modes XXX: may be incorrect */
428 put_le16(p + 64, 1); /* PIO modes */
429 put_le16(p + 65, 0xb4); /* minimum DMA multiword tx cycle time */
430 put_le16(p + 66, 0xb4); /* recommended DMA multiword tx cycle time */
431 put_le16(p + 67, 0x12c); /* minimum PIO cycle time without flow control */
432 put_le16(p + 68, 0xb4); /* minimum PIO cycle time with IORDY flow control */
5391d806 433
67b915a5
FB
434 put_le16(p + 71, 30); /* in ns */
435 put_le16(p + 72, 30); /* in ns */
5391d806 436
67b915a5 437 put_le16(p + 80, 0x1e); /* support up to ATA/ATAPI-4 */
5391d806
FB
438}
439
440static void ide_set_signature(IDEState *s)
441{
442 s->select &= 0xf0; /* clear head */
443 /* put signature */
444 s->nsector = 1;
445 s->sector = 1;
446 if (s->is_cdrom) {
447 s->lcyl = 0x14;
448 s->hcyl = 0xeb;
449 } else if (s->bs) {
450 s->lcyl = 0;
451 s->hcyl = 0;
452 } else {
453 s->lcyl = 0xff;
454 s->hcyl = 0xff;
455 }
456}
457
458static inline void ide_abort_command(IDEState *s)
459{
460 s->status = READY_STAT | ERR_STAT;
461 s->error = ABRT_ERR;
462}
463
464static inline void ide_set_irq(IDEState *s)
465{
466 if (!(s->cmd & IDE_CMD_DISABLE_IRQ)) {
34e538ae
FB
467 if (s->irq == 16)
468 pci_set_irq(s->pci_dev, 0, 1);
469 else
470 pic_set_irq(s->irq, 1);
5391d806
FB
471 }
472}
473
474/* prepare data transfer and tell what to do after */
475static void ide_transfer_start(IDEState *s, uint8_t *buf, int size,
476 EndTransferFunc *end_transfer_func)
477{
478 s->end_transfer_func = end_transfer_func;
479 s->data_ptr = buf;
480 s->data_end = buf + size;
481 s->status |= DRQ_STAT;
482}
483
484static void ide_transfer_stop(IDEState *s)
485{
486 s->end_transfer_func = ide_transfer_stop;
487 s->data_ptr = s->io_buffer;
488 s->data_end = s->io_buffer;
489 s->status &= ~DRQ_STAT;
490}
491
492static int64_t ide_get_sector(IDEState *s)
493{
494 int64_t sector_num;
495 if (s->select & 0x40) {
496 /* lba */
497 sector_num = ((s->select & 0x0f) << 24) | (s->hcyl << 16) |
498 (s->lcyl << 8) | s->sector;
499 } else {
500 sector_num = ((s->hcyl << 8) | s->lcyl) * s->heads * s->sectors +
501 (s->select & 0x0f) * s->sectors +
502 (s->sector - 1);
503 }
504 return sector_num;
505}
506
507static void ide_set_sector(IDEState *s, int64_t sector_num)
508{
509 unsigned int cyl, r;
510 if (s->select & 0x40) {
511 s->select = (s->select & 0xf0) | (sector_num >> 24);
512 s->hcyl = (sector_num >> 16);
513 s->lcyl = (sector_num >> 8);
514 s->sector = (sector_num);
515 } else {
516 cyl = sector_num / (s->heads * s->sectors);
517 r = sector_num % (s->heads * s->sectors);
518 s->hcyl = cyl >> 8;
519 s->lcyl = cyl;
1b8eb456 520 s->select = (s->select & 0xf0) | ((r / s->sectors) & 0x0f);
5391d806
FB
521 s->sector = (r % s->sectors) + 1;
522 }
523}
524
525static void ide_sector_read(IDEState *s)
526{
527 int64_t sector_num;
528 int ret, n;
529
530 s->status = READY_STAT | SEEK_STAT;
a136e5a8 531 s->error = 0; /* not needed by IDE spec, but needed by Windows */
5391d806
FB
532 sector_num = ide_get_sector(s);
533 n = s->nsector;
534 if (n == 0) {
535 /* no more sector to read from disk */
536 ide_transfer_stop(s);
537 } else {
538#if defined(DEBUG_IDE)
539 printf("read sector=%Ld\n", sector_num);
540#endif
541 if (n > s->req_nb_sectors)
542 n = s->req_nb_sectors;
543 ret = bdrv_read(s->bs, sector_num, s->io_buffer, n);
544 ide_transfer_start(s, s->io_buffer, 512 * n, ide_sector_read);
545 ide_set_irq(s);
546 ide_set_sector(s, sector_num + n);
547 s->nsector -= n;
548 }
549}
550
551static void ide_sector_write(IDEState *s)
552{
553 int64_t sector_num;
554 int ret, n, n1;
555
556 s->status = READY_STAT | SEEK_STAT;
557 sector_num = ide_get_sector(s);
558#if defined(DEBUG_IDE)
559 printf("write sector=%Ld\n", sector_num);
560#endif
561 n = s->nsector;
562 if (n > s->req_nb_sectors)
563 n = s->req_nb_sectors;
564 ret = bdrv_write(s->bs, sector_num, s->io_buffer, n);
565 s->nsector -= n;
566 if (s->nsector == 0) {
567 /* no more sector to write */
568 ide_transfer_stop(s);
569 } else {
570 n1 = s->nsector;
571 if (n1 > s->req_nb_sectors)
572 n1 = s->req_nb_sectors;
573 ide_transfer_start(s, s->io_buffer, 512 * n1, ide_sector_write);
574 }
575 ide_set_sector(s, sector_num + n);
576 ide_set_irq(s);
577}
578
579static void ide_atapi_cmd_ok(IDEState *s)
580{
581 s->error = 0;
582 s->status = READY_STAT;
583 s->nsector = (s->nsector & ~7) | ATAPI_INT_REASON_IO | ATAPI_INT_REASON_CD;
584 ide_set_irq(s);
585}
586
587static void ide_atapi_cmd_error(IDEState *s, int sense_key, int asc)
588{
589#ifdef DEBUG_IDE_ATAPI
590 printf("atapi_cmd_error: sense=0x%x asc=0x%x\n", sense_key, asc);
591#endif
592 s->error = sense_key << 4;
593 s->status = READY_STAT | ERR_STAT;
594 s->nsector = (s->nsector & ~7) | ATAPI_INT_REASON_IO | ATAPI_INT_REASON_CD;
595 s->sense_key = sense_key;
596 s->asc = asc;
597 ide_set_irq(s);
598}
599
600static inline void cpu_to_ube16(uint8_t *buf, int val)
601{
602 buf[0] = val >> 8;
603 buf[1] = val;
604}
605
606static inline void cpu_to_ube32(uint8_t *buf, unsigned int val)
607{
608 buf[0] = val >> 24;
609 buf[1] = val >> 16;
610 buf[2] = val >> 8;
611 buf[3] = val;
612}
613
614static inline int ube16_to_cpu(const uint8_t *buf)
615{
616 return (buf[0] << 8) | buf[1];
617}
618
619static inline int ube32_to_cpu(const uint8_t *buf)
620{
621 return (buf[0] << 24) | (buf[1] << 16) | (buf[2] << 8) | buf[3];
622}
623
624/* The whole ATAPI transfer logic is handled in this function */
625static void ide_atapi_cmd_reply_end(IDEState *s)
626{
627 int byte_count_limit, size;
628#ifdef DEBUG_IDE_ATAPI
629 printf("reply: tx_size=%d elem_tx_size=%d index=%d\n",
630 s->packet_transfer_size,
631 s->elementary_transfer_size,
632 s->io_buffer_index);
633#endif
634 if (s->packet_transfer_size <= 0) {
635 /* end of transfer */
636 ide_transfer_stop(s);
637 s->status = READY_STAT;
638 s->nsector = (s->nsector & ~7) | ATAPI_INT_REASON_IO | ATAPI_INT_REASON_CD;
639 ide_set_irq(s);
640#ifdef DEBUG_IDE_ATAPI
641 printf("status=0x%x\n", s->status);
642#endif
643 } else {
644 /* see if a new sector must be read */
645 if (s->lba != -1 && s->io_buffer_index >= 2048) {
646 bdrv_read(s->bs, (int64_t)s->lba << 2, s->io_buffer, 4);
647 s->lba++;
648 s->io_buffer_index = 0;
649 }
650 if (s->elementary_transfer_size > 0) {
651 /* there are some data left to transmit in this elementary
652 transfer */
653 size = 2048 - s->io_buffer_index;
654 if (size > s->elementary_transfer_size)
655 size = s->elementary_transfer_size;
656 ide_transfer_start(s, s->io_buffer + s->io_buffer_index,
657 size, ide_atapi_cmd_reply_end);
658 s->packet_transfer_size -= size;
659 s->elementary_transfer_size -= size;
660 s->io_buffer_index += size;
661 } else {
662 /* a new transfer is needed */
663 s->nsector = (s->nsector & ~7) | ATAPI_INT_REASON_IO;
664 byte_count_limit = s->lcyl | (s->hcyl << 8);
665#ifdef DEBUG_IDE_ATAPI
666 printf("byte_count_limit=%d\n", byte_count_limit);
667#endif
668 if (byte_count_limit == 0xffff)
669 byte_count_limit--;
670 size = s->packet_transfer_size;
671 if (size > byte_count_limit) {
672 /* byte count limit must be even if this case */
673 if (byte_count_limit & 1)
674 byte_count_limit--;
675 size = byte_count_limit;
5391d806 676 }
a136e5a8
FB
677 s->lcyl = size;
678 s->hcyl = size >> 8;
5391d806
FB
679 s->elementary_transfer_size = size;
680 /* we cannot transmit more than one sector at a time */
681 if (s->lba != -1) {
682 if (size > (2048 - s->io_buffer_index))
683 size = (2048 - s->io_buffer_index);
684 }
685 ide_transfer_start(s, s->io_buffer + s->io_buffer_index,
686 size, ide_atapi_cmd_reply_end);
687 s->packet_transfer_size -= size;
688 s->elementary_transfer_size -= size;
689 s->io_buffer_index += size;
690 ide_set_irq(s);
691#ifdef DEBUG_IDE_ATAPI
692 printf("status=0x%x\n", s->status);
693#endif
694 }
695 }
696}
697
698/* send a reply of 'size' bytes in s->io_buffer to an ATAPI command */
699static void ide_atapi_cmd_reply(IDEState *s, int size, int max_size)
700{
701 if (size > max_size)
702 size = max_size;
703 s->lba = -1; /* no sector read */
704 s->packet_transfer_size = size;
705 s->elementary_transfer_size = 0;
706 s->io_buffer_index = 0;
707
708 s->status = READY_STAT;
709 ide_atapi_cmd_reply_end(s);
710}
711
712/* start a CD-CDROM read command */
713static void ide_atapi_cmd_read(IDEState *s, int lba, int nb_sectors)
714{
715#ifdef DEBUG_IDE_ATAPI
716 printf("read: LBA=%d nb_sectors=%d\n", lba, nb_sectors);
717#endif
718 s->lba = lba;
719 s->packet_transfer_size = nb_sectors * 2048;
720 s->elementary_transfer_size = 0;
721 s->io_buffer_index = 2048;
722
723 s->status = READY_STAT;
724 ide_atapi_cmd_reply_end(s);
725}
726
727/* same toc as bochs. Return -1 if error or the toc length */
728static int cdrom_read_toc(IDEState *s, uint8_t *buf, int msf, int start_track)
729{
730 uint8_t *q;
731 int nb_sectors, len;
732
733 if (start_track > 1 && start_track != 0xaa)
734 return -1;
735 q = buf + 2;
736 *q++ = 1;
737 *q++ = 1;
738 if (start_track <= 1) {
739 *q++ = 0; /* reserved */
740 *q++ = 0x14; /* ADR, control */
741 *q++ = 1; /* track number */
742 *q++ = 0; /* reserved */
743 if (msf) {
744 *q++ = 0; /* reserved */
745 *q++ = 0; /* minute */
746 *q++ = 2; /* second */
747 *q++ = 0; /* frame */
748 } else {
749 /* sector 0 */
750 cpu_to_ube32(q, 0);
751 q += 4;
752 }
753 }
754 /* lead out track */
755 *q++ = 0; /* reserved */
756 *q++ = 0x16; /* ADR, control */
757 *q++ = 0xaa; /* track number */
758 *q++ = 0; /* reserved */
759 nb_sectors = s->nb_sectors >> 2;
760 if (msf) {
761 *q++ = 0; /* reserved */
762 *q++ = ((nb_sectors + 150) / 75) / 60;
763 *q++ = ((nb_sectors + 150) / 75) % 60;
764 *q++ = (nb_sectors + 150) % 75;
765 } else {
766 cpu_to_ube32(q, nb_sectors);
767 q += 4;
768 }
769 len = q - buf;
770 cpu_to_ube16(buf, len - 2);
771 return len;
772}
773
774static void ide_atapi_cmd(IDEState *s)
775{
776 const uint8_t *packet;
777 uint8_t *buf;
778 int max_len;
779
780 packet = s->io_buffer;
781 buf = s->io_buffer;
782#ifdef DEBUG_IDE_ATAPI
783 {
784 int i;
785 printf("ATAPI limit=0x%x packet:", s->lcyl | (s->hcyl << 8));
786 for(i = 0; i < ATAPI_PACKET_SIZE; i++) {
787 printf(" %02x", packet[i]);
788 }
789 printf("\n");
790 }
791#endif
792 switch(s->io_buffer[0]) {
793 case GPCMD_TEST_UNIT_READY:
caed8802 794 if (bdrv_is_inserted(s->bs)) {
5391d806
FB
795 ide_atapi_cmd_ok(s);
796 } else {
797 ide_atapi_cmd_error(s, SENSE_NOT_READY,
798 ASC_MEDIUM_NOT_PRESENT);
799 }
800 break;
801 case GPCMD_MODE_SENSE_10:
802 {
803 int action, code;
804 max_len = ube16_to_cpu(packet + 7);
805 action = packet[2] >> 6;
806 code = packet[2] & 0x3f;
807 switch(action) {
808 case 0: /* current values */
809 switch(code) {
810 case 0x01: /* error recovery */
811 cpu_to_ube16(&buf[0], 16 + 6);
812 buf[2] = 0x70;
813 buf[3] = 0;
814 buf[4] = 0;
815 buf[5] = 0;
816 buf[6] = 0;
817 buf[7] = 0;
818
819 buf[8] = 0x01;
820 buf[9] = 0x06;
821 buf[10] = 0x00;
822 buf[11] = 0x05;
823 buf[12] = 0x00;
824 buf[13] = 0x00;
825 buf[14] = 0x00;
826 buf[15] = 0x00;
827 ide_atapi_cmd_reply(s, 16, max_len);
828 break;
829 case 0x2a:
830 cpu_to_ube16(&buf[0], 28 + 6);
831 buf[2] = 0x70;
832 buf[3] = 0;
833 buf[4] = 0;
834 buf[5] = 0;
835 buf[6] = 0;
836 buf[7] = 0;
837
838 buf[8] = 0x2a;
839 buf[9] = 0x12;
840 buf[10] = 0x00;
841 buf[11] = 0x00;
842
843 buf[12] = 0x70;
844 buf[13] = 3 << 5;
845 buf[14] = (1 << 0) | (1 << 3) | (1 << 5);
caed8802 846 if (bdrv_is_locked(s->bs))
5391d806
FB
847 buf[6] |= 1 << 1;
848 buf[15] = 0x00;
849 cpu_to_ube16(&buf[16], 706);
850 buf[18] = 0;
851 buf[19] = 2;
852 cpu_to_ube16(&buf[20], 512);
853 cpu_to_ube16(&buf[22], 706);
854 buf[24] = 0;
855 buf[25] = 0;
856 buf[26] = 0;
857 buf[27] = 0;
858 ide_atapi_cmd_reply(s, 28, max_len);
859 break;
860 default:
861 goto error_cmd;
862 }
863 break;
864 case 1: /* changeable values */
865 goto error_cmd;
866 case 2: /* default values */
867 goto error_cmd;
868 default:
869 case 3: /* saved values */
870 ide_atapi_cmd_error(s, SENSE_ILLEGAL_REQUEST,
871 ASC_SAVING_PARAMETERS_NOT_SUPPORTED);
872 break;
873 }
874 }
875 break;
876 case GPCMD_REQUEST_SENSE:
877 max_len = packet[4];
878 memset(buf, 0, 18);
879 buf[0] = 0x70 | (1 << 7);
880 buf[2] = s->sense_key;
881 buf[7] = 10;
882 buf[12] = s->asc;
883 ide_atapi_cmd_reply(s, 18, max_len);
884 break;
885 case GPCMD_PREVENT_ALLOW_MEDIUM_REMOVAL:
caed8802
FB
886 if (bdrv_is_inserted(s->bs)) {
887 bdrv_set_locked(s->bs, packet[4] & 1);
5391d806
FB
888 ide_atapi_cmd_ok(s);
889 } else {
890 ide_atapi_cmd_error(s, SENSE_NOT_READY,
891 ASC_MEDIUM_NOT_PRESENT);
892 }
893 break;
894 case GPCMD_READ_10:
895 case GPCMD_READ_12:
896 {
897 int nb_sectors, lba;
898
caed8802 899 if (!bdrv_is_inserted(s->bs)) {
5391d806
FB
900 ide_atapi_cmd_error(s, SENSE_NOT_READY,
901 ASC_MEDIUM_NOT_PRESENT);
902 break;
903 }
904 if (packet[0] == GPCMD_READ_10)
905 nb_sectors = ube16_to_cpu(packet + 7);
906 else
907 nb_sectors = ube32_to_cpu(packet + 6);
908 lba = ube32_to_cpu(packet + 2);
909 if (nb_sectors == 0) {
910 ide_atapi_cmd_ok(s);
911 break;
912 }
913 if (((int64_t)(lba + nb_sectors) << 2) > s->nb_sectors) {
914 ide_atapi_cmd_error(s, SENSE_ILLEGAL_REQUEST,
915 ASC_LOGICAL_BLOCK_OOR);
916 break;
917 }
918 ide_atapi_cmd_read(s, lba, nb_sectors);
919 }
920 break;
921 case GPCMD_SEEK:
922 {
923 int lba;
caed8802 924 if (!bdrv_is_inserted(s->bs)) {
5391d806
FB
925 ide_atapi_cmd_error(s, SENSE_NOT_READY,
926 ASC_MEDIUM_NOT_PRESENT);
927 break;
928 }
929 lba = ube32_to_cpu(packet + 2);
930 if (((int64_t)lba << 2) > s->nb_sectors) {
931 ide_atapi_cmd_error(s, SENSE_ILLEGAL_REQUEST,
932 ASC_LOGICAL_BLOCK_OOR);
933 break;
934 }
935 ide_atapi_cmd_ok(s);
936 }
937 break;
938 case GPCMD_START_STOP_UNIT:
939 {
940 int start, eject;
941 start = packet[4] & 1;
942 eject = (packet[4] >> 1) & 1;
943
caed8802
FB
944 if (eject && !start) {
945 /* eject the disk */
946 bdrv_close(s->bs);
947 }
5391d806
FB
948 ide_atapi_cmd_ok(s);
949 }
950 break;
951 case GPCMD_MECHANISM_STATUS:
952 {
953 max_len = ube16_to_cpu(packet + 8);
954 cpu_to_ube16(buf, 0);
955 /* no current LBA */
956 buf[2] = 0;
957 buf[3] = 0;
958 buf[4] = 0;
959 buf[5] = 1;
960 cpu_to_ube16(buf + 6, 0);
961 ide_atapi_cmd_reply(s, 8, max_len);
962 }
963 break;
964 case GPCMD_READ_TOC_PMA_ATIP:
965 {
966 int format, msf, start_track, len;
967
caed8802 968 if (!bdrv_is_inserted(s->bs)) {
5391d806
FB
969 ide_atapi_cmd_error(s, SENSE_NOT_READY,
970 ASC_MEDIUM_NOT_PRESENT);
971 break;
972 }
973 max_len = ube16_to_cpu(packet + 7);
974 format = packet[9] >> 6;
975 msf = (packet[1] >> 1) & 1;
976 start_track = packet[6];
977 switch(format) {
978 case 0:
979 len = cdrom_read_toc(s, buf, msf, start_track);
980 if (len < 0)
981 goto error_cmd;
982 ide_atapi_cmd_reply(s, len, max_len);
983 break;
984 case 1:
985 /* multi session : only a single session defined */
986 memset(buf, 0, 12);
987 buf[1] = 0x0a;
988 buf[2] = 0x01;
989 buf[3] = 0x01;
990 ide_atapi_cmd_reply(s, 12, max_len);
991 break;
992 default:
7f777bf3
FB
993 error_cmd:
994 ide_atapi_cmd_error(s, SENSE_ILLEGAL_REQUEST,
995 ASC_INV_FIELD_IN_CMD_PACKET);
996 break;
5391d806
FB
997 }
998 }
999 break;
1000 case GPCMD_READ_CDVD_CAPACITY:
caed8802 1001 if (!bdrv_is_inserted(s->bs)) {
5391d806
FB
1002 ide_atapi_cmd_error(s, SENSE_NOT_READY,
1003 ASC_MEDIUM_NOT_PRESENT);
1004 break;
1005 }
1006 /* NOTE: it is really the number of sectors minus 1 */
1007 cpu_to_ube32(buf, (s->nb_sectors >> 2) - 1);
1008 cpu_to_ube32(buf + 4, 2048);
1009 ide_atapi_cmd_reply(s, 8, 8);
1010 break;
bd0d90b2
FB
1011 case GPCMD_INQUIRY:
1012 max_len = packet[4];
1013 buf[0] = 0x05; /* CD-ROM */
1014 buf[1] = 0x80; /* removable */
1015 buf[2] = 0x00; /* ISO */
1016 buf[3] = 0x21; /* ATAPI-2 (XXX: put ATAPI-4 ?) */
1017 buf[4] = 31; /* additionnal length */
1018 buf[5] = 0; /* reserved */
1019 buf[6] = 0; /* reserved */
1020 buf[7] = 0; /* reserved */
1021 padstr8(buf + 8, 8, "QEMU");
1022 padstr8(buf + 16, 16, "QEMU CD-ROM");
1023 padstr8(buf + 32, 4, QEMU_VERSION);
1024 ide_atapi_cmd_reply(s, 36, max_len);
1025 break;
5391d806 1026 default:
5391d806 1027 ide_atapi_cmd_error(s, SENSE_ILLEGAL_REQUEST,
7f777bf3 1028 ASC_ILLEGAL_OPCODE);
5391d806
FB
1029 break;
1030 }
1031}
1032
caed8802
FB
1033/* called when the inserted state of the media has changed */
1034static void cdrom_change_cb(void *opaque)
5391d806 1035{
caed8802
FB
1036 IDEState *s = opaque;
1037 int64_t nb_sectors;
1038
1039 /* XXX: send interrupt too */
1040 bdrv_get_geometry(s->bs, &nb_sectors);
1041 s->nb_sectors = nb_sectors;
1042}
1043
1044static void ide_ioport_write(void *opaque, uint32_t addr, uint32_t val)
1045{
1046 IDEState *ide_if = opaque;
c45c3d00 1047 IDEState *s;
5391d806
FB
1048 int unit, n;
1049
1050#ifdef DEBUG_IDE
1051 printf("IDE: write addr=0x%x val=0x%02x\n", addr, val);
1052#endif
1053 addr &= 7;
1054 switch(addr) {
1055 case 0:
1056 break;
1057 case 1:
c45c3d00
FB
1058 /* NOTE: data is written to the two drives */
1059 ide_if[0].feature = val;
1060 ide_if[1].feature = val;
5391d806
FB
1061 break;
1062 case 2:
1063 if (val == 0)
1064 val = 256;
c45c3d00
FB
1065 ide_if[0].nsector = val;
1066 ide_if[1].nsector = val;
5391d806
FB
1067 break;
1068 case 3:
c45c3d00
FB
1069 ide_if[0].sector = val;
1070 ide_if[1].sector = val;
5391d806
FB
1071 break;
1072 case 4:
c45c3d00
FB
1073 ide_if[0].lcyl = val;
1074 ide_if[1].lcyl = val;
5391d806
FB
1075 break;
1076 case 5:
c45c3d00
FB
1077 ide_if[0].hcyl = val;
1078 ide_if[1].hcyl = val;
5391d806
FB
1079 break;
1080 case 6:
7ae98627
FB
1081 ide_if[0].select = (val & ~0x10) | 0xa0;
1082 ide_if[1].select = (val | 0x10) | 0xa0;
5391d806
FB
1083 /* select drive */
1084 unit = (val >> 4) & 1;
1085 s = ide_if + unit;
1086 ide_if->cur_drive = s;
5391d806
FB
1087 break;
1088 default:
1089 case 7:
1090 /* command */
1091#if defined(DEBUG_IDE)
1092 printf("ide: CMD=%02x\n", val);
1093#endif
c45c3d00 1094 s = ide_if->cur_drive;
66201e2d
FB
1095 /* ignore commands to non existant slave */
1096 if (s != ide_if && !s->bs)
1097 break;
5391d806
FB
1098 switch(val) {
1099 case WIN_IDENTIFY:
1100 if (s->bs && !s->is_cdrom) {
1101 ide_identify(s);
1102 s->status = READY_STAT;
1103 ide_transfer_start(s, s->io_buffer, 512, ide_transfer_stop);
1104 } else {
1105 if (s->is_cdrom) {
1106 ide_set_signature(s);
1107 }
1108 ide_abort_command(s);
1109 }
1110 ide_set_irq(s);
1111 break;
1112 case WIN_SPECIFY:
1113 case WIN_RECAL:
a136e5a8 1114 s->error = 0;
5391d806
FB
1115 s->status = READY_STAT;
1116 ide_set_irq(s);
1117 break;
1118 case WIN_SETMULT:
1119 if (s->nsector > MAX_MULT_SECTORS ||
1120 s->nsector == 0 ||
1121 (s->nsector & (s->nsector - 1)) != 0) {
1122 ide_abort_command(s);
1123 } else {
1124 s->mult_sectors = s->nsector;
1125 s->status = READY_STAT;
1126 }
1127 ide_set_irq(s);
1128 break;
4ce900b4
FB
1129 case WIN_VERIFY:
1130 case WIN_VERIFY_ONCE:
1131 /* do sector number check ? */
1132 s->status = READY_STAT;
1133 ide_set_irq(s);
1134 break;
5391d806
FB
1135 case WIN_READ:
1136 case WIN_READ_ONCE:
6b136f9e
FB
1137 if (!s->bs)
1138 goto abort_cmd;
5391d806
FB
1139 s->req_nb_sectors = 1;
1140 ide_sector_read(s);
1141 break;
1142 case WIN_WRITE:
1143 case WIN_WRITE_ONCE:
a136e5a8 1144 s->error = 0;
f66723fa 1145 s->status = SEEK_STAT | READY_STAT;
5391d806
FB
1146 s->req_nb_sectors = 1;
1147 ide_transfer_start(s, s->io_buffer, 512, ide_sector_write);
1148 break;
1149 case WIN_MULTREAD:
1150 if (!s->mult_sectors)
1151 goto abort_cmd;
1152 s->req_nb_sectors = s->mult_sectors;
1153 ide_sector_read(s);
1154 break;
1155 case WIN_MULTWRITE:
1156 if (!s->mult_sectors)
1157 goto abort_cmd;
a136e5a8 1158 s->error = 0;
f66723fa 1159 s->status = SEEK_STAT | READY_STAT;
5391d806
FB
1160 s->req_nb_sectors = s->mult_sectors;
1161 n = s->nsector;
1162 if (n > s->req_nb_sectors)
1163 n = s->req_nb_sectors;
1164 ide_transfer_start(s, s->io_buffer, 512 * n, ide_sector_write);
1165 break;
1166 case WIN_READ_NATIVE_MAX:
1167 ide_set_sector(s, s->nb_sectors - 1);
1168 s->status = READY_STAT;
1169 ide_set_irq(s);
1170 break;
a136e5a8
FB
1171 case WIN_CHECKPOWERMODE1:
1172 s->nsector = 0xff; /* device active or idle */
1173 s->status = READY_STAT;
1174 ide_set_irq(s);
1175 break;
34e538ae
FB
1176 case WIN_SETFEATURES:
1177 if (!s->bs)
1178 goto abort_cmd;
1179 /* XXX: valid for CDROM ? */
1180 switch(s->feature) {
1181 case 0x02: /* write cache enable */
1182 case 0x82: /* write cache disable */
1183 case 0xaa: /* read look-ahead enable */
1184 case 0x55: /* read look-ahead disable */
1185 s->status = READY_STAT;
1186 ide_set_irq(s);
1187 break;
1188 default:
1189 goto abort_cmd;
1190 }
1191 break;
5391d806
FB
1192 /* ATAPI commands */
1193 case WIN_PIDENTIFY:
1194 if (s->is_cdrom) {
1195 ide_atapi_identify(s);
1196 s->status = READY_STAT;
1197 ide_transfer_start(s, s->io_buffer, 512, ide_transfer_stop);
1198 } else {
1199 ide_abort_command(s);
1200 }
1201 ide_set_irq(s);
1202 break;
1203 case WIN_SRST:
1204 if (!s->is_cdrom)
1205 goto abort_cmd;
1206 ide_set_signature(s);
6b136f9e 1207 s->status = 0x00; /* NOTE: READY is _not_ set */
5391d806
FB
1208 s->error = 0x01;
1209 break;
1210 case WIN_PACKETCMD:
1211 if (!s->is_cdrom)
1212 goto abort_cmd;
1213 /* DMA or overlapping commands not supported */
1214 if ((s->feature & 0x03) != 0)
1215 goto abort_cmd;
1216 s->nsector = 1;
1217 ide_transfer_start(s, s->io_buffer, ATAPI_PACKET_SIZE,
1218 ide_atapi_cmd);
1219 break;
1220 default:
1221 abort_cmd:
1222 ide_abort_command(s);
1223 ide_set_irq(s);
1224 break;
1225 }
1226 }
1227}
1228
caed8802 1229static uint32_t ide_ioport_read(void *opaque, uint32_t addr1)
5391d806 1230{
7ae98627
FB
1231 IDEState *ide_if = opaque;
1232 IDEState *s = ide_if->cur_drive;
5391d806
FB
1233 uint32_t addr;
1234 int ret;
1235
1236 addr = addr1 & 7;
1237 switch(addr) {
1238 case 0:
1239 ret = 0xff;
1240 break;
1241 case 1:
7ae98627 1242 if (!ide_if[0].bs && !ide_if[1].bs)
c45c3d00
FB
1243 ret = 0;
1244 else
1245 ret = s->error;
5391d806
FB
1246 break;
1247 case 2:
7ae98627 1248 if (!ide_if[0].bs && !ide_if[1].bs)
c45c3d00
FB
1249 ret = 0;
1250 else
1251 ret = s->nsector & 0xff;
5391d806
FB
1252 break;
1253 case 3:
7ae98627 1254 if (!ide_if[0].bs && !ide_if[1].bs)
c45c3d00
FB
1255 ret = 0;
1256 else
1257 ret = s->sector;
5391d806
FB
1258 break;
1259 case 4:
7ae98627 1260 if (!ide_if[0].bs && !ide_if[1].bs)
c45c3d00
FB
1261 ret = 0;
1262 else
1263 ret = s->lcyl;
5391d806
FB
1264 break;
1265 case 5:
7ae98627 1266 if (!ide_if[0].bs && !ide_if[1].bs)
c45c3d00
FB
1267 ret = 0;
1268 else
1269 ret = s->hcyl;
5391d806
FB
1270 break;
1271 case 6:
7ae98627 1272 if (!ide_if[0].bs && !ide_if[1].bs)
c45c3d00
FB
1273 ret = 0;
1274 else
7ae98627 1275 ret = s->select;
5391d806
FB
1276 break;
1277 default:
1278 case 7:
66201e2d
FB
1279 if ((!ide_if[0].bs && !ide_if[1].bs) ||
1280 (s != ide_if && !s->bs))
c45c3d00
FB
1281 ret = 0;
1282 else
1283 ret = s->status;
34e538ae
FB
1284 if (s->irq == 16)
1285 pci_set_irq(s->pci_dev, 0, 0);
1286 else
1287 pic_set_irq(s->irq, 0);
5391d806
FB
1288 break;
1289 }
1290#ifdef DEBUG_IDE
1291 printf("ide: read addr=0x%x val=%02x\n", addr1, ret);
1292#endif
1293 return ret;
1294}
1295
caed8802 1296static uint32_t ide_status_read(void *opaque, uint32_t addr)
5391d806 1297{
7ae98627
FB
1298 IDEState *ide_if = opaque;
1299 IDEState *s = ide_if->cur_drive;
5391d806 1300 int ret;
7ae98627 1301
66201e2d
FB
1302 if ((!ide_if[0].bs && !ide_if[1].bs) ||
1303 (s != ide_if && !s->bs))
7ae98627
FB
1304 ret = 0;
1305 else
1306 ret = s->status;
5391d806
FB
1307#ifdef DEBUG_IDE
1308 printf("ide: read status addr=0x%x val=%02x\n", addr, ret);
1309#endif
1310 return ret;
1311}
1312
caed8802 1313static void ide_cmd_write(void *opaque, uint32_t addr, uint32_t val)
5391d806 1314{
caed8802 1315 IDEState *ide_if = opaque;
5391d806
FB
1316 IDEState *s;
1317 int i;
1318
1319#ifdef DEBUG_IDE
1320 printf("ide: write control addr=0x%x val=%02x\n", addr, val);
1321#endif
1322 /* common for both drives */
1323 if (!(ide_if[0].cmd & IDE_CMD_RESET) &&
1324 (val & IDE_CMD_RESET)) {
1325 /* reset low to high */
1326 for(i = 0;i < 2; i++) {
1327 s = &ide_if[i];
1328 s->status = BUSY_STAT | SEEK_STAT;
1329 s->error = 0x01;
1330 }
1331 } else if ((ide_if[0].cmd & IDE_CMD_RESET) &&
1332 !(val & IDE_CMD_RESET)) {
1333 /* high to low */
1334 for(i = 0;i < 2; i++) {
1335 s = &ide_if[i];
6b136f9e
FB
1336 if (s->is_cdrom)
1337 s->status = 0x00; /* NOTE: READY is _not_ set */
1338 else
56bf1d37 1339 s->status = READY_STAT | SEEK_STAT;
5391d806
FB
1340 ide_set_signature(s);
1341 }
1342 }
1343
1344 ide_if[0].cmd = val;
1345 ide_if[1].cmd = val;
1346}
1347
caed8802 1348static void ide_data_writew(void *opaque, uint32_t addr, uint32_t val)
5391d806 1349{
caed8802 1350 IDEState *s = ((IDEState *)opaque)->cur_drive;
5391d806
FB
1351 uint8_t *p;
1352
1353 p = s->data_ptr;
0c4ad8dc 1354 *(uint16_t *)p = le16_to_cpu(val);
5391d806
FB
1355 p += 2;
1356 s->data_ptr = p;
1357 if (p >= s->data_end)
1358 s->end_transfer_func(s);
1359}
1360
caed8802 1361static uint32_t ide_data_readw(void *opaque, uint32_t addr)
5391d806 1362{
caed8802 1363 IDEState *s = ((IDEState *)opaque)->cur_drive;
5391d806
FB
1364 uint8_t *p;
1365 int ret;
1366 p = s->data_ptr;
0c4ad8dc 1367 ret = cpu_to_le16(*(uint16_t *)p);
5391d806
FB
1368 p += 2;
1369 s->data_ptr = p;
1370 if (p >= s->data_end)
1371 s->end_transfer_func(s);
1372 return ret;
1373}
1374
caed8802 1375static void ide_data_writel(void *opaque, uint32_t addr, uint32_t val)
5391d806 1376{
caed8802 1377 IDEState *s = ((IDEState *)opaque)->cur_drive;
5391d806
FB
1378 uint8_t *p;
1379
1380 p = s->data_ptr;
0c4ad8dc 1381 *(uint32_t *)p = le32_to_cpu(val);
5391d806
FB
1382 p += 4;
1383 s->data_ptr = p;
1384 if (p >= s->data_end)
1385 s->end_transfer_func(s);
1386}
1387
caed8802 1388static uint32_t ide_data_readl(void *opaque, uint32_t addr)
5391d806 1389{
caed8802 1390 IDEState *s = ((IDEState *)opaque)->cur_drive;
5391d806
FB
1391 uint8_t *p;
1392 int ret;
1393
1394 p = s->data_ptr;
0c4ad8dc 1395 ret = cpu_to_le32(*(uint32_t *)p);
5391d806
FB
1396 p += 4;
1397 s->data_ptr = p;
1398 if (p >= s->data_end)
1399 s->end_transfer_func(s);
1400 return ret;
1401}
1402
1403static void ide_reset(IDEState *s)
1404{
1405 s->mult_sectors = MAX_MULT_SECTORS;
1406 s->cur_drive = s;
1407 s->select = 0xa0;
1408 s->status = READY_STAT;
1409 ide_set_signature(s);
1410}
1411
1412struct partition {
1413 uint8_t boot_ind; /* 0x80 - active */
1414 uint8_t head; /* starting head */
1415 uint8_t sector; /* starting sector */
1416 uint8_t cyl; /* starting cylinder */
1417 uint8_t sys_ind; /* What partition type */
1418 uint8_t end_head; /* end head */
1419 uint8_t end_sector; /* end sector */
1420 uint8_t end_cyl; /* end cylinder */
1421 uint32_t start_sect; /* starting sector counting from 0 */
1422 uint32_t nr_sects; /* nr of sectors in partition */
1423} __attribute__((packed));
1424
1425/* try to guess the IDE geometry from the MSDOS partition table */
1426static void ide_guess_geometry(IDEState *s)
1427{
1428 uint8_t buf[512];
1429 int ret, i;
1430 struct partition *p;
1431 uint32_t nr_sects;
1432
1433 if (s->cylinders != 0)
1434 return;
1435 ret = bdrv_read(s->bs, 0, buf, 1);
1436 if (ret < 0)
1437 return;
1438 /* test msdos magic */
1439 if (buf[510] != 0x55 || buf[511] != 0xaa)
1440 return;
1441 for(i = 0; i < 4; i++) {
1442 p = ((struct partition *)(buf + 0x1be)) + i;
0c4ad8dc 1443 nr_sects = le32_to_cpu(p->nr_sects);
5391d806
FB
1444 if (nr_sects && p->end_head) {
1445 /* We make the assumption that the partition terminates on
1446 a cylinder boundary */
1447 s->heads = p->end_head + 1;
1448 s->sectors = p->end_sector & 63;
1449 s->cylinders = s->nb_sectors / (s->heads * s->sectors);
1450#if 0
1451 printf("guessed partition: CHS=%d %d %d\n",
1452 s->cylinders, s->heads, s->sectors);
1453#endif
1454 }
1455 }
1456}
1457
69b91039
FB
1458static void ide_init2(IDEState *ide_state, int irq,
1459 BlockDriverState *hd0, BlockDriverState *hd1)
5391d806 1460{
69b91039 1461 IDEState *s;
aedf5382 1462 static int drive_serial = 1;
caed8802 1463 int i, cylinders, heads, secs;
5391d806 1464 int64_t nb_sectors;
5391d806 1465
caed8802
FB
1466 for(i = 0; i < 2; i++) {
1467 s = ide_state + i;
1468 if (i == 0)
1469 s->bs = hd0;
1470 else
1471 s->bs = hd1;
5391d806
FB
1472 if (s->bs) {
1473 bdrv_get_geometry(s->bs, &nb_sectors);
1474 s->nb_sectors = nb_sectors;
caed8802
FB
1475 /* if a geometry hint is available, use it */
1476 bdrv_get_geometry_hint(s->bs, &cylinders, &heads, &secs);
1477 if (cylinders != 0) {
5391d806 1478 s->cylinders = cylinders;
caed8802
FB
1479 s->heads = heads;
1480 s->sectors = secs;
1481 } else {
1482 ide_guess_geometry(s);
1483 if (s->cylinders == 0) {
1484 /* if no geometry, use a LBA compatible one */
1485 cylinders = nb_sectors / (16 * 63);
1486 if (cylinders > 16383)
1487 cylinders = 16383;
1488 else if (cylinders < 2)
1489 cylinders = 2;
1490 s->cylinders = cylinders;
1491 s->heads = 16;
1492 s->sectors = 63;
1493 }
1494 }
1495 if (bdrv_get_type_hint(s->bs) == BDRV_TYPE_CDROM) {
1496 s->is_cdrom = 1;
1497 bdrv_set_change_cb(s->bs, cdrom_change_cb, s);
5391d806
FB
1498 }
1499 }
aedf5382 1500 s->drive_serial = drive_serial++;
caed8802 1501 s->irq = irq;
5391d806
FB
1502 ide_reset(s);
1503 }
69b91039
FB
1504}
1505
34e538ae 1506static void ide_init_ioport(IDEState *ide_state, int iobase, int iobase2)
69b91039 1507{
caed8802
FB
1508 register_ioport_write(iobase, 8, 1, ide_ioport_write, ide_state);
1509 register_ioport_read(iobase, 8, 1, ide_ioport_read, ide_state);
1510 if (iobase2) {
1511 register_ioport_read(iobase2, 1, 1, ide_status_read, ide_state);
1512 register_ioport_write(iobase2, 1, 1, ide_cmd_write, ide_state);
5391d806 1513 }
caed8802
FB
1514
1515 /* data ports */
1516 register_ioport_write(iobase, 2, 2, ide_data_writew, ide_state);
1517 register_ioport_read(iobase, 2, 2, ide_data_readw, ide_state);
1518 register_ioport_write(iobase, 4, 4, ide_data_writel, ide_state);
1519 register_ioport_read(iobase, 4, 4, ide_data_readl, ide_state);
5391d806 1520}
69b91039 1521
34e538ae
FB
1522/***********************************************************/
1523/* ISA IDE definitions */
1524
1525void isa_ide_init(int iobase, int iobase2, int irq,
1526 BlockDriverState *hd0, BlockDriverState *hd1)
1527{
1528 IDEState *ide_state;
1529
1530 ide_state = qemu_mallocz(sizeof(IDEState) * 2);
1531 if (!ide_state)
1532 return;
1533
1534 ide_init2(ide_state, irq, hd0, hd1);
1535 ide_init_ioport(ide_state, iobase, iobase2);
1536}
1537
69b91039
FB
1538/***********************************************************/
1539/* PCI IDE definitions */
1540
1541typedef struct PCIIDEState {
1542 PCIDevice dev;
1543 IDEState ide_if[4];
1544} PCIIDEState;
1545
69b91039
FB
1546static void ide_map(PCIDevice *pci_dev, int region_num,
1547 uint32_t addr, uint32_t size, int type)
1548{
1549 PCIIDEState *d = (PCIIDEState *)pci_dev;
1550 IDEState *ide_state;
1551
1552 if (region_num <= 3) {
1553 ide_state = &d->ide_if[(region_num >> 1) * 2];
1554 if (region_num & 1) {
1555 register_ioport_read(addr + 2, 1, 1, ide_status_read, ide_state);
1556 register_ioport_write(addr + 2, 1, 1, ide_cmd_write, ide_state);
1557 } else {
1558 register_ioport_write(addr, 8, 1, ide_ioport_write, ide_state);
1559 register_ioport_read(addr, 8, 1, ide_ioport_read, ide_state);
1560
1561 /* data ports */
1562 register_ioport_write(addr, 2, 2, ide_data_writew, ide_state);
1563 register_ioport_read(addr, 2, 2, ide_data_readw, ide_state);
1564 register_ioport_write(addr, 4, 4, ide_data_writel, ide_state);
1565 register_ioport_read(addr, 4, 4, ide_data_readl, ide_state);
1566 }
1567 }
1568}
1569
1570/* hd_table must contain 4 block drivers */
1571void pci_ide_init(BlockDriverState **hd_table)
1572{
1573 PCIIDEState *d;
1574 uint8_t *pci_conf;
34e538ae
FB
1575 int i;
1576
69b91039
FB
1577 d = (PCIIDEState *)pci_register_device("IDE", sizeof(PCIIDEState),
1578 0, -1,
73c11f63 1579 NULL, NULL);
69b91039
FB
1580 pci_conf = d->dev.config;
1581 pci_conf[0x00] = 0x86; // Intel
1582 pci_conf[0x01] = 0x80;
1583 pci_conf[0x02] = 0x00; // fake
1584 pci_conf[0x03] = 0x01; // fake
1585 pci_conf[0x0a] = 0x01; // class_sub = PCI_IDE
1586 pci_conf[0x0b] = 0x01; // class_base = PCI_mass_storage
1587 pci_conf[0x0e] = 0x80; // header_type = PCI_multifunction, generic
1588
1589 pci_conf[0x2c] = 0x86; // subsys vendor
1590 pci_conf[0x2d] = 0x80; // subsys vendor
1591 pci_conf[0x2e] = 0x00; // fake
1592 pci_conf[0x2f] = 0x01; // fake
1593
1594 pci_register_io_region((PCIDevice *)d, 0, 0x8,
1595 PCI_ADDRESS_SPACE_IO, ide_map);
1596 pci_register_io_region((PCIDevice *)d, 1, 0x4,
1597 PCI_ADDRESS_SPACE_IO, ide_map);
1598 pci_register_io_region((PCIDevice *)d, 2, 0x8,
1599 PCI_ADDRESS_SPACE_IO, ide_map);
1600 pci_register_io_region((PCIDevice *)d, 3, 0x4,
1601 PCI_ADDRESS_SPACE_IO, ide_map);
1602
34e538ae
FB
1603 pci_conf[0x3d] = 0x01; // interrupt on pin 1
1604
1605 for(i = 0; i < 4; i++)
1606 d->ide_if[i].pci_dev = (PCIDevice *)d;
1607 ide_init2(&d->ide_if[0], 16, hd_table[0], hd_table[1]);
1608 ide_init2(&d->ide_if[2], 16, hd_table[2], hd_table[3]);
1609}
1610
1611/* hd_table must contain 4 block drivers */
1612/* NOTE: for the PIIX3, the IRQs and IOports are hardcoded */
1613void pci_piix3_ide_init(BlockDriverState **hd_table)
1614{
1615 PCIIDEState *d;
1616 uint8_t *pci_conf;
1617
1618 /* register a function 1 of PIIX3 */
1619 d = (PCIIDEState *)pci_register_device("PIIX3 IDE", sizeof(PCIIDEState),
1620 0, ((PCIDevice *)piix3_state)->devfn + 1,
1621 NULL, NULL);
1622 pci_conf = d->dev.config;
1623 pci_conf[0x00] = 0x86; // Intel
1624 pci_conf[0x01] = 0x80;
1625 pci_conf[0x02] = 0x10;
1626 pci_conf[0x03] = 0x70;
1627 pci_conf[0x0a] = 0x01; // class_sub = PCI_IDE
1628 pci_conf[0x0b] = 0x01; // class_base = PCI_mass_storage
1629 pci_conf[0x0e] = 0x00; // header_type
1630
1631 /* XXX: must add BMDMA support to be fully compliant */
1632
69b91039
FB
1633 ide_init2(&d->ide_if[0], 14, hd_table[0], hd_table[1]);
1634 ide_init2(&d->ide_if[2], 15, hd_table[2], hd_table[3]);
34e538ae
FB
1635 ide_init_ioport(&d->ide_if[0], 0x1f0, 0x3f6);
1636 ide_init_ioport(&d->ide_if[2], 0x170, 0x376);
69b91039 1637}