]> git.proxmox.com Git - mirror_qemu.git/blame - hw/input/pl050.c
Move QOM typedefs and add missing includes
[mirror_qemu.git] / hw / input / pl050.c
CommitLineData
5fafdf24 1/*
69db0ac7 2 * Arm PrimeCell PL050 Keyboard / Mouse Interface
cdbdb648 3 *
9e61ec31 4 * Copyright (c) 2006-2007 CodeSourcery.
cdbdb648
PB
5 * Written by Paul Brook
6 *
8e31bf38 7 * This code is licensed under the GPL.
cdbdb648
PB
8 */
9
8ef94f0b 10#include "qemu/osdep.h"
83c9f4ca 11#include "hw/sysbus.h"
d6454270 12#include "migration/vmstate.h"
0d09e41a 13#include "hw/input/ps2.h"
64552b6b 14#include "hw/irq.h"
03dd024f 15#include "qemu/log.h"
0b8fa32f 16#include "qemu/module.h"
db1015e9 17#include "qom/object.h"
cdbdb648 18
3e5dd364 19#define TYPE_PL050 "pl050"
db1015e9 20typedef struct PL050State PL050State;
3e5dd364
AF
21#define PL050(obj) OBJECT_CHECK(PL050State, (obj), TYPE_PL050)
22
db1015e9 23struct PL050State {
3e5dd364
AF
24 SysBusDevice parent_obj;
25
b8f7a738 26 MemoryRegion iomem;
cdbdb648 27 void *dev;
cdbdb648
PB
28 uint32_t cr;
29 uint32_t clk;
30 uint32_t last;
cdbdb648 31 int pending;
d537cf6c 32 qemu_irq irq;
3e5dd364 33 bool is_mouse;
db1015e9 34};
cdbdb648 35
d6ac172a
PM
36static const VMStateDescription vmstate_pl050 = {
37 .name = "pl050",
e8945b4f
PM
38 .version_id = 2,
39 .minimum_version_id = 2,
d6ac172a 40 .fields = (VMStateField[]) {
e607f25a
AF
41 VMSTATE_UINT32(cr, PL050State),
42 VMSTATE_UINT32(clk, PL050State),
43 VMSTATE_UINT32(last, PL050State),
44 VMSTATE_INT32(pending, PL050State),
d6ac172a
PM
45 VMSTATE_END_OF_LIST()
46 }
47};
48
9e61ec31
PB
49#define PL050_TXEMPTY (1 << 6)
50#define PL050_TXBUSY (1 << 5)
51#define PL050_RXFULL (1 << 4)
52#define PL050_RXBUSY (1 << 3)
53#define PL050_RXPARITY (1 << 2)
54#define PL050_KMIC (1 << 1)
55#define PL050_KMID (1 << 0)
56
cdbdb648
PB
57static const unsigned char pl050_id[] =
58{ 0x50, 0x10, 0x04, 0x00, 0x0d, 0xf0, 0x05, 0xb1 };
59
60static void pl050_update(void *opaque, int level)
61{
e607f25a 62 PL050State *s = (PL050State *)opaque;
cdbdb648
PB
63 int raise;
64
65 s->pending = level;
66 raise = (s->pending && (s->cr & 0x10) != 0)
67 || (s->cr & 0x08) != 0;
d537cf6c 68 qemu_set_irq(s->irq, raise);
cdbdb648
PB
69}
70
a8170e5e 71static uint64_t pl050_read(void *opaque, hwaddr offset,
b8f7a738 72 unsigned size)
cdbdb648 73{
e607f25a 74 PL050State *s = (PL050State *)opaque;
cdbdb648
PB
75 if (offset >= 0xfe0 && offset < 0x1000)
76 return pl050_id[(offset - 0xfe0) >> 2];
77
78 switch (offset >> 2) {
79 case 0: /* KMICR */
80 return s->cr;
81 case 1: /* KMISTAT */
9e61ec31
PB
82 {
83 uint8_t val;
84 uint32_t stat;
85
86 val = s->last;
87 val = val ^ (val >> 4);
88 val = val ^ (val >> 2);
89 val = (val ^ (val >> 1)) & 1;
90
91 stat = PL050_TXEMPTY;
92 if (val)
93 stat |= PL050_RXPARITY;
94 if (s->pending)
95 stat |= PL050_RXFULL;
96
97 return stat;
cdbdb648
PB
98 }
99 case 2: /* KMIDATA */
100 if (s->pending)
101 s->last = ps2_read_data(s->dev);
102 return s->last;
103 case 3: /* KMICLKDIV */
104 return s->clk;
105 case 4: /* KMIIR */
106 return s->pending | 2;
107 default:
fbfecf43
PM
108 qemu_log_mask(LOG_GUEST_ERROR,
109 "pl050_read: Bad offset %x\n", (int)offset);
cdbdb648
PB
110 return 0;
111 }
112}
113
a8170e5e 114static void pl050_write(void *opaque, hwaddr offset,
b8f7a738 115 uint64_t value, unsigned size)
cdbdb648 116{
e607f25a 117 PL050State *s = (PL050State *)opaque;
cdbdb648
PB
118 switch (offset >> 2) {
119 case 0: /* KMICR */
120 s->cr = value;
121 pl050_update(s, s->pending);
122 /* ??? Need to implement the enable/disable bit. */
123 break;
124 case 2: /* KMIDATA */
125 /* ??? This should toggle the TX interrupt line. */
126 /* ??? This means kbd/mouse can block each other. */
127 if (s->is_mouse) {
128 ps2_write_mouse(s->dev, value);
129 } else {
130 ps2_write_keyboard(s->dev, value);
131 }
132 break;
133 case 3: /* KMICLKDIV */
134 s->clk = value;
135 return;
136 default:
fbfecf43
PM
137 qemu_log_mask(LOG_GUEST_ERROR,
138 "pl050_write: Bad offset %x\n", (int)offset);
cdbdb648
PB
139 }
140}
b8f7a738
AK
141static const MemoryRegionOps pl050_ops = {
142 .read = pl050_read,
143 .write = pl050_write,
144 .endianness = DEVICE_NATIVE_ENDIAN,
cdbdb648
PB
145};
146
988e501a 147static void pl050_realize(DeviceState *dev, Error **errp)
cdbdb648 148{
3e5dd364 149 PL050State *s = PL050(dev);
988e501a 150 SysBusDevice *sbd = SYS_BUS_DEVICE(dev);
cdbdb648 151
1437c94b 152 memory_region_init_io(&s->iomem, OBJECT(s), &pl050_ops, s, "pl050", 0x1000);
988e501a
MZ
153 sysbus_init_mmio(sbd, &s->iomem);
154 sysbus_init_irq(sbd, &s->irq);
3e5dd364 155 if (s->is_mouse) {
cdbdb648 156 s->dev = ps2_mouse_init(pl050_update, s);
3e5dd364 157 } else {
cdbdb648 158 s->dev = ps2_kbd_init(pl050_update, s);
3e5dd364 159 }
cdbdb648 160}
86394e96 161
3e5dd364 162static void pl050_keyboard_init(Object *obj)
86394e96 163{
3e5dd364 164 PL050State *s = PL050(obj);
86394e96 165
3e5dd364 166 s->is_mouse = false;
86394e96
PB
167}
168
3e5dd364 169static void pl050_mouse_init(Object *obj)
999e12bb 170{
3e5dd364 171 PL050State *s = PL050(obj);
999e12bb 172
3e5dd364 173 s->is_mouse = true;
999e12bb
AL
174}
175
8c43a6f0 176static const TypeInfo pl050_kbd_info = {
39bffca2 177 .name = "pl050_keyboard",
3e5dd364
AF
178 .parent = TYPE_PL050,
179 .instance_init = pl050_keyboard_init,
d6ac172a
PM
180};
181
3e5dd364
AF
182static const TypeInfo pl050_mouse_info = {
183 .name = "pl050_mouse",
184 .parent = TYPE_PL050,
185 .instance_init = pl050_mouse_init,
186};
187
188static void pl050_class_init(ObjectClass *oc, void *data)
999e12bb 189{
3e5dd364 190 DeviceClass *dc = DEVICE_CLASS(oc);
999e12bb 191
988e501a 192 dc->realize = pl050_realize;
39bffca2 193 dc->vmsd = &vmstate_pl050;
999e12bb
AL
194}
195
3e5dd364
AF
196static const TypeInfo pl050_type_info = {
197 .name = TYPE_PL050,
39bffca2 198 .parent = TYPE_SYS_BUS_DEVICE,
e607f25a 199 .instance_size = sizeof(PL050State),
3e5dd364
AF
200 .abstract = true,
201 .class_init = pl050_class_init,
d6ac172a
PM
202};
203
83f7d43a 204static void pl050_register_types(void)
86394e96 205{
3e5dd364 206 type_register_static(&pl050_type_info);
39bffca2
AL
207 type_register_static(&pl050_kbd_info);
208 type_register_static(&pl050_mouse_info);
86394e96
PB
209}
210
83f7d43a 211type_init(pl050_register_types)