]>
Commit | Line | Data |
---|---|---|
d94e7434 PC |
1 | /* |
2 | * Microblaze kernel loader | |
3 | * | |
4 | * Copyright (c) 2012 Peter Crosthwaite <peter.crosthwaite@petalogix.com> | |
5 | * Copyright (c) 2012 PetaLogix | |
6 | * Copyright (c) 2009 Edgar E. Iglesias. | |
7 | * | |
8 | * Permission is hereby granted, free of charge, to any person obtaining a copy | |
9 | * of this software and associated documentation files (the "Software"), to deal | |
10 | * in the Software without restriction, including without limitation the rights | |
11 | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell | |
12 | * copies of the Software, and to permit persons to whom the Software is | |
13 | * furnished to do so, subject to the following conditions: | |
14 | * | |
15 | * The above copyright notice and this permission notice shall be included in | |
16 | * all copies or substantial portions of the Software. | |
17 | * | |
18 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
19 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
20 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
21 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
22 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, | |
23 | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN | |
24 | * THE SOFTWARE. | |
25 | */ | |
26 | ||
8fd9dece | 27 | #include "qemu/osdep.h" |
4771d756 PB |
28 | #include "qemu-common.h" |
29 | #include "cpu.h" | |
1de7afc9 PB |
30 | #include "qemu/option.h" |
31 | #include "qemu/config-file.h" | |
ec426ff8 | 32 | #include "qemu/error-report.h" |
9c17d615 | 33 | #include "sysemu/device_tree.h" |
7bccd940 | 34 | #include "sysemu/sysemu.h" |
83c9f4ca | 35 | #include "hw/loader.h" |
d94e7434 | 36 | #include "elf.h" |
f348b6d1 | 37 | #include "qemu/cutils.h" |
d94e7434 | 38 | |
47b43a1f | 39 | #include "boot.h" |
d94e7434 PC |
40 | |
41 | static struct | |
42 | { | |
bf494367 | 43 | void (*machine_cpu_reset)(MicroBlazeCPU *); |
d94e7434 PC |
44 | uint32_t bootstrap_pc; |
45 | uint32_t cmdline; | |
ec426ff8 EI |
46 | uint32_t initrd_start; |
47 | uint32_t initrd_end; | |
d94e7434 PC |
48 | uint32_t fdt; |
49 | } boot_info; | |
50 | ||
51 | static void main_cpu_reset(void *opaque) | |
52 | { | |
bf494367 | 53 | MicroBlazeCPU *cpu = opaque; |
691b9572 | 54 | CPUState *cs = CPU(cpu); |
bf494367 | 55 | CPUMBState *env = &cpu->env; |
d94e7434 | 56 | |
691b9572 | 57 | cpu_reset(cs); |
d94e7434 | 58 | env->regs[5] = boot_info.cmdline; |
ec426ff8 | 59 | env->regs[6] = boot_info.initrd_start; |
d94e7434 | 60 | env->regs[7] = boot_info.fdt; |
691b9572 | 61 | cpu_set_pc(cs, boot_info.bootstrap_pc); |
d94e7434 | 62 | if (boot_info.machine_cpu_reset) { |
bf494367 | 63 | boot_info.machine_cpu_reset(cpu); |
d94e7434 PC |
64 | } |
65 | } | |
66 | ||
a8170e5e | 67 | static int microblaze_load_dtb(hwaddr addr, |
d0b022a0 | 68 | uint32_t ramsize, |
ec426ff8 EI |
69 | uint32_t initrd_start, |
70 | uint32_t initrd_end, | |
d0b022a0 EI |
71 | const char *kernel_cmdline, |
72 | const char *dtb_filename) | |
d94e7434 | 73 | { |
d94e7434 | 74 | int fdt_size; |
da71ebd1 | 75 | void *fdt = NULL; |
d94e7434 PC |
76 | int r; |
77 | ||
da71ebd1 PC |
78 | if (dtb_filename) { |
79 | fdt = load_device_tree(dtb_filename, &fdt_size); | |
80 | } | |
d94e7434 | 81 | if (!fdt) { |
da71ebd1 | 82 | return 0; |
d94e7434 PC |
83 | } |
84 | ||
85 | if (kernel_cmdline) { | |
5a4348d1 PC |
86 | r = qemu_fdt_setprop_string(fdt, "/chosen", "bootargs", |
87 | kernel_cmdline); | |
d94e7434 PC |
88 | if (r < 0) { |
89 | fprintf(stderr, "couldn't set /chosen/bootargs\n"); | |
90 | } | |
91 | } | |
92 | ||
ec426ff8 | 93 | if (initrd_start) { |
5a4348d1 PC |
94 | qemu_fdt_setprop_cell(fdt, "/chosen", "linux,initrd-start", |
95 | initrd_start); | |
ec426ff8 | 96 | |
5a4348d1 PC |
97 | qemu_fdt_setprop_cell(fdt, "/chosen", "linux,initrd-end", |
98 | initrd_end); | |
ec426ff8 EI |
99 | } |
100 | ||
e1fe50dc | 101 | cpu_physical_memory_write(addr, fdt, fdt_size); |
d94e7434 PC |
102 | return fdt_size; |
103 | } | |
104 | ||
105 | static uint64_t translate_kernel_address(void *opaque, uint64_t addr) | |
106 | { | |
107 | return addr - 0x30000000LL; | |
108 | } | |
109 | ||
a8170e5e | 110 | void microblaze_load_kernel(MicroBlazeCPU *cpu, hwaddr ddr_base, |
ec426ff8 EI |
111 | uint32_t ramsize, |
112 | const char *initrd_filename, | |
113 | const char *dtb_filename, | |
bf494367 | 114 | void (*machine_cpu_reset)(MicroBlazeCPU *)) |
d94e7434 | 115 | { |
d94e7434 | 116 | QemuOpts *machine_opts; |
7bccd940 MA |
117 | const char *kernel_filename; |
118 | const char *kernel_cmdline; | |
119 | const char *dtb_arg; | |
4d850406 | 120 | char *filename = NULL; |
7bccd940 MA |
121 | |
122 | machine_opts = qemu_get_machine_opts(); | |
123 | kernel_filename = qemu_opt_get(machine_opts, "kernel"); | |
124 | kernel_cmdline = qemu_opt_get(machine_opts, "append"); | |
125 | dtb_arg = qemu_opt_get(machine_opts, "dtb"); | |
4d850406 | 126 | /* default to pcbios dtb as passed by machine_init */ |
d4c6d360 | 127 | if (!dtb_arg && dtb_filename) { |
4d850406 | 128 | filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, dtb_filename); |
d94e7434 PC |
129 | } |
130 | ||
131 | boot_info.machine_cpu_reset = machine_cpu_reset; | |
bf494367 | 132 | qemu_register_reset(main_cpu_reset, cpu); |
d94e7434 PC |
133 | |
134 | if (kernel_filename) { | |
135 | int kernel_size; | |
136 | uint64_t entry, low, high; | |
137 | uint32_t base32; | |
138 | int big_endian = 0; | |
139 | ||
140 | #ifdef TARGET_WORDS_BIGENDIAN | |
141 | big_endian = 1; | |
142 | #endif | |
143 | ||
144 | /* Boots a kernel elf binary. */ | |
4366e1db | 145 | kernel_size = load_elf(kernel_filename, NULL, NULL, NULL, |
d94e7434 | 146 | &entry, &low, &high, |
7ef295ea | 147 | big_endian, EM_MICROBLAZE, 0, 0); |
d94e7434 PC |
148 | base32 = entry; |
149 | if (base32 == 0xc0000000) { | |
4366e1db LM |
150 | kernel_size = load_elf(kernel_filename, NULL, |
151 | translate_kernel_address, NULL, | |
152 | &entry, NULL, NULL, | |
7ef295ea | 153 | big_endian, EM_MICROBLAZE, 0, 0); |
d94e7434 PC |
154 | } |
155 | /* Always boot into physical ram. */ | |
e5bfd640 | 156 | boot_info.bootstrap_pc = (uint32_t)entry; |
d94e7434 PC |
157 | |
158 | /* If it wasn't an ELF image, try an u-boot image. */ | |
159 | if (kernel_size < 0) { | |
f831f955 | 160 | hwaddr uentry, loadaddr = LOAD_UIMAGE_LOADADDR_INVALID; |
d94e7434 | 161 | |
25bda50a MF |
162 | kernel_size = load_uimage(kernel_filename, &uentry, &loadaddr, 0, |
163 | NULL, NULL); | |
d94e7434 PC |
164 | boot_info.bootstrap_pc = uentry; |
165 | high = (loadaddr + kernel_size + 3) & ~3; | |
166 | } | |
167 | ||
168 | /* Not an ELF image nor an u-boot image, try a RAW image. */ | |
169 | if (kernel_size < 0) { | |
170 | kernel_size = load_image_targphys(kernel_filename, ddr_base, | |
171 | ram_size); | |
172 | boot_info.bootstrap_pc = ddr_base; | |
173 | high = (ddr_base + kernel_size + 3) & ~3; | |
174 | } | |
175 | ||
ec426ff8 EI |
176 | if (initrd_filename) { |
177 | int initrd_size; | |
178 | uint32_t initrd_offset; | |
179 | ||
180 | high = ROUND_UP(high + kernel_size, 4); | |
181 | boot_info.initrd_start = high; | |
182 | initrd_offset = boot_info.initrd_start - ddr_base; | |
1b939d92 EI |
183 | |
184 | initrd_size = load_ramdisk(initrd_filename, | |
185 | boot_info.initrd_start, | |
186 | ram_size - initrd_offset); | |
187 | if (initrd_size < 0) { | |
188 | initrd_size = load_image_targphys(initrd_filename, | |
189 | boot_info.initrd_start, | |
190 | ram_size - initrd_offset); | |
191 | } | |
ec426ff8 | 192 | if (initrd_size < 0) { |
d0e31a10 | 193 | error_report("could not load initrd '%s'", |
ec426ff8 EI |
194 | initrd_filename); |
195 | exit(EXIT_FAILURE); | |
196 | } | |
197 | boot_info.initrd_end = boot_info.initrd_start + initrd_size; | |
198 | high = ROUND_UP(high + initrd_size, 4); | |
199 | } | |
200 | ||
d94e7434 PC |
201 | boot_info.cmdline = high + 4096; |
202 | if (kernel_cmdline && strlen(kernel_cmdline)) { | |
203 | pstrcpy_targphys("cmdline", boot_info.cmdline, 256, kernel_cmdline); | |
204 | } | |
205 | /* Provide a device-tree. */ | |
206 | boot_info.fdt = boot_info.cmdline + 4096; | |
d0b022a0 | 207 | microblaze_load_dtb(boot_info.fdt, ram_size, |
ec426ff8 EI |
208 | boot_info.initrd_start, |
209 | boot_info.initrd_end, | |
d0b022a0 | 210 | kernel_cmdline, |
4d850406 GA |
211 | /* Preference a -dtb argument */ |
212 | dtb_arg ? dtb_arg : filename); | |
d94e7434 | 213 | } |
4d850406 | 214 | g_free(filename); |
d94e7434 | 215 | } |