]>
Commit | Line | Data |
---|---|---|
e16fe40c TS |
1 | /* |
2 | * QEMU/MIPS pseudo-board | |
3 | * | |
4 | * emulates a simple machine with ISA-like bus. | |
5 | * ISA IO space mapped to the 0x14000000 (PHYS) and | |
6 | * ISA memory at the 0x10000000 (PHYS, 16Mb in size). | |
7 | * All peripherial devices are attached to this "bus" with | |
8 | * the standard PC ISA addresses. | |
9 | */ | |
71e8a915 | 10 | |
c684822a | 11 | #include "qemu/osdep.h" |
be01029e | 12 | #include "qemu/units.h" |
da34e65c | 13 | #include "qapi/error.h" |
4771d756 PB |
14 | #include "qemu-common.h" |
15 | #include "cpu.h" | |
0d09e41a PB |
16 | #include "hw/mips/mips.h" |
17 | #include "hw/mips/cpudevs.h" | |
18 | #include "hw/i386/pc.h" | |
19 | #include "hw/char/serial.h" | |
20 | #include "hw/isa/isa.h" | |
1422e32d | 21 | #include "net/net.h" |
489983d6 | 22 | #include "hw/net/ne2000-isa.h" |
9c17d615 | 23 | #include "sysemu/sysemu.h" |
83c9f4ca | 24 | #include "hw/boards.h" |
0d09e41a | 25 | #include "hw/block/flash.h" |
1de7afc9 | 26 | #include "qemu/log.h" |
0d09e41a | 27 | #include "hw/mips/bios.h" |
83c9f4ca PB |
28 | #include "hw/ide.h" |
29 | #include "hw/loader.h" | |
ca20cf32 | 30 | #include "elf.h" |
bcdb9064 | 31 | #include "hw/rtc/mc146818rtc.h" |
47973a2d | 32 | #include "hw/input/i8042.h" |
0d09e41a | 33 | #include "hw/timer/i8254.h" |
022c62cb | 34 | #include "exec/address-spaces.h" |
c9dd6a9f | 35 | #include "sysemu/qtest.h" |
71e8a915 | 36 | #include "sysemu/reset.h" |
54d31236 | 37 | #include "sysemu/runstate.h" |
3ee3122c | 38 | #include "qemu/error-report.h" |
44cbbf18 | 39 | |
e4bcb14c TS |
40 | #define MAX_IDE_BUS 2 |
41 | ||
58126404 PB |
42 | static const int ide_iobase[2] = { 0x1f0, 0x170 }; |
43 | static const int ide_iobase2[2] = { 0x3f6, 0x376 }; | |
44 | static const int ide_irq[2] = { 14, 15 }; | |
45 | ||
64d7e9a4 | 46 | static ISADevice *pit; /* PIT i8254 */ |
697584ab | 47 | |
1b66074b | 48 | /* i8254 PIT is attached to the IRQ0 at PIC i8259 */ |
6af0bf9c | 49 | |
7df526e3 TS |
50 | static struct _loaderparams { |
51 | int ram_size; | |
52 | const char *kernel_filename; | |
53 | const char *kernel_cmdline; | |
54 | const char *initrd_filename; | |
55 | } loaderparams; | |
56 | ||
a8170e5e | 57 | static void mips_qemu_write (void *opaque, hwaddr addr, |
0ae16450 | 58 | uint64_t val, unsigned size) |
6ae81775 TS |
59 | { |
60 | if ((addr & 0xffff) == 0 && val == 42) | |
cf83f140 | 61 | qemu_system_reset_request(SHUTDOWN_CAUSE_GUEST_RESET); |
6ae81775 | 62 | else if ((addr & 0xffff) == 4 && val == 42) |
cf83f140 | 63 | qemu_system_shutdown_request(SHUTDOWN_CAUSE_GUEST_SHUTDOWN); |
6ae81775 TS |
64 | } |
65 | ||
a8170e5e | 66 | static uint64_t mips_qemu_read (void *opaque, hwaddr addr, |
0ae16450 | 67 | unsigned size) |
6ae81775 TS |
68 | { |
69 | return 0; | |
70 | } | |
71 | ||
0ae16450 AK |
72 | static const MemoryRegionOps mips_qemu_ops = { |
73 | .read = mips_qemu_read, | |
74 | .write = mips_qemu_write, | |
75 | .endianness = DEVICE_NATIVE_ENDIAN, | |
6ae81775 TS |
76 | }; |
77 | ||
e16ad5b0 | 78 | typedef struct ResetData { |
fa156e51 | 79 | MIPSCPU *cpu; |
e16ad5b0 AJ |
80 | uint64_t vector; |
81 | } ResetData; | |
82 | ||
83 | static int64_t load_kernel(void) | |
6ae81775 | 84 | { |
27773d8e | 85 | const size_t params_size = 264; |
f3839fda LZ |
86 | int64_t entry, kernel_high, initrd_size; |
87 | long kernel_size; | |
c227f099 | 88 | ram_addr_t initrd_offset; |
e90e795e | 89 | uint32_t *params_buf; |
ca20cf32 | 90 | int big_endian; |
6ae81775 | 91 | |
ca20cf32 BS |
92 | #ifdef TARGET_WORDS_BIGENDIAN |
93 | big_endian = 1; | |
94 | #else | |
95 | big_endian = 0; | |
96 | #endif | |
4366e1db LM |
97 | kernel_size = load_elf(loaderparams.kernel_filename, NULL, |
98 | cpu_mips_kseg0_to_phys, NULL, | |
99 | (uint64_t *)&entry, NULL, | |
409dbce5 | 100 | (uint64_t *)&kernel_high, big_endian, |
7ef295ea | 101 | EM_MIPS, 1, 0); |
c570fd16 TS |
102 | if (kernel_size >= 0) { |
103 | if ((entry & ~0x7fffffffULL) == 0x80000000) | |
5dc4b744 | 104 | entry = (int32_t)entry; |
c570fd16 | 105 | } else { |
bd6e1d81 | 106 | error_report("could not load kernel '%s': %s", |
3ee3122c AJ |
107 | loaderparams.kernel_filename, |
108 | load_elf_strerror(kernel_size)); | |
9042c0e2 | 109 | exit(1); |
6ae81775 TS |
110 | } |
111 | ||
112 | /* load initrd */ | |
113 | initrd_size = 0; | |
74287114 | 114 | initrd_offset = 0; |
7df526e3 TS |
115 | if (loaderparams.initrd_filename) { |
116 | initrd_size = get_image_size (loaderparams.initrd_filename); | |
74287114 | 117 | if (initrd_size > 0) { |
05b3274b | 118 | initrd_offset = (kernel_high + ~INITRD_PAGE_MASK) & INITRD_PAGE_MASK; |
74287114 | 119 | if (initrd_offset + initrd_size > ram_size) { |
bd6e1d81 AF |
120 | error_report("memory too small for initial ram disk '%s'", |
121 | loaderparams.initrd_filename); | |
74287114 TS |
122 | exit(1); |
123 | } | |
dcac9679 PB |
124 | initrd_size = load_image_targphys(loaderparams.initrd_filename, |
125 | initrd_offset, | |
126 | ram_size - initrd_offset); | |
74287114 | 127 | } |
6ae81775 | 128 | if (initrd_size == (target_ulong) -1) { |
bd6e1d81 AF |
129 | error_report("could not load initial ram disk '%s'", |
130 | loaderparams.initrd_filename); | |
6ae81775 TS |
131 | exit(1); |
132 | } | |
133 | } | |
134 | ||
135 | /* Store command line. */ | |
7267c094 | 136 | params_buf = g_malloc(params_size); |
e90e795e AJ |
137 | |
138 | params_buf[0] = tswap32(ram_size); | |
139 | params_buf[1] = tswap32(0x12345678); | |
140 | ||
6ae81775 | 141 | if (initrd_size > 0) { |
f3839fda | 142 | snprintf((char *)params_buf + 8, 256, "rd_start=0x%" PRIx64 " rd_size=%" PRId64 " %s", |
409dbce5 | 143 | cpu_mips_phys_to_kseg0(NULL, initrd_offset), |
e90e795e | 144 | initrd_size, loaderparams.kernel_cmdline); |
d7585251 | 145 | } else { |
e90e795e | 146 | snprintf((char *)params_buf + 8, 256, "%s", loaderparams.kernel_cmdline); |
6ae81775 TS |
147 | } |
148 | ||
e90e795e | 149 | rom_add_blob_fixed("params", params_buf, params_size, |
be01029e | 150 | 16 * MiB - params_size); |
e90e795e | 151 | |
3ad9fd5a | 152 | g_free(params_buf); |
e16ad5b0 | 153 | return entry; |
6ae81775 TS |
154 | } |
155 | ||
156 | static void main_cpu_reset(void *opaque) | |
157 | { | |
e16ad5b0 | 158 | ResetData *s = (ResetData *)opaque; |
fa156e51 | 159 | CPUMIPSState *env = &s->cpu->env; |
6ae81775 | 160 | |
fa156e51 | 161 | cpu_reset(CPU(s->cpu)); |
e16ad5b0 | 162 | env->active_tc.PC = s->vector; |
6ae81775 | 163 | } |
66a93e0f | 164 | |
be01029e | 165 | static const int sector_len = 32 * KiB; |
70705261 | 166 | static |
3ef96221 | 167 | void mips_r4k_init(MachineState *machine) |
6af0bf9c | 168 | { |
3ef96221 | 169 | ram_addr_t ram_size = machine->ram_size; |
3ef96221 MA |
170 | const char *kernel_filename = machine->kernel_filename; |
171 | const char *kernel_cmdline = machine->kernel_cmdline; | |
172 | const char *initrd_filename = machine->initrd_filename; | |
5cea8590 | 173 | char *filename; |
0ae16450 AK |
174 | MemoryRegion *address_space_mem = get_system_memory(); |
175 | MemoryRegion *ram = g_new(MemoryRegion, 1); | |
cfe5f011 | 176 | MemoryRegion *bios; |
0ae16450 | 177 | MemoryRegion *iomem = g_new(MemoryRegion, 1); |
0c10962a HP |
178 | MemoryRegion *isa_io = g_new(MemoryRegion, 1); |
179 | MemoryRegion *isa_mem = g_new(MemoryRegion, 1); | |
f7bcd4e3 | 180 | int bios_size; |
9ac67e21 | 181 | MIPSCPU *cpu; |
61c56c8c | 182 | CPUMIPSState *env; |
e16ad5b0 | 183 | ResetData *reset_info; |
58126404 | 184 | int i; |
d537cf6c | 185 | qemu_irq *i8259; |
48a18b3c | 186 | ISABus *isa_bus; |
f455e98c | 187 | DriveInfo *hd[MAX_IDE_BUS * MAX_IDE_DEVS]; |
751c6a17 | 188 | DriveInfo *dinfo; |
3d08ff69 | 189 | int be; |
c68ea704 | 190 | |
33d68b5f | 191 | /* init CPUs */ |
5daab28e | 192 | cpu = MIPS_CPU(cpu_create(machine->cpu_type)); |
9ac67e21 AF |
193 | env = &cpu->env; |
194 | ||
7267c094 | 195 | reset_info = g_malloc0(sizeof(ResetData)); |
fa156e51 | 196 | reset_info->cpu = cpu; |
e16ad5b0 AJ |
197 | reset_info->vector = env->active_tc.PC; |
198 | qemu_register_reset(main_cpu_reset, reset_info); | |
c68ea704 | 199 | |
6af0bf9c | 200 | /* allocate RAM */ |
be01029e PMD |
201 | if (ram_size > 256 * MiB) { |
202 | error_report("Too much memory for this machine: %" PRId64 "MB," | |
203 | " maximum 256MB", ram_size / MiB); | |
0ccff151 AJ |
204 | exit(1); |
205 | } | |
6a926fbc | 206 | memory_region_allocate_system_memory(ram, NULL, "mips_r4k.ram", ram_size); |
dcac9679 | 207 | |
0ae16450 | 208 | memory_region_add_subregion(address_space_mem, 0, ram); |
66a93e0f | 209 | |
2c9b15ca | 210 | memory_region_init_io(iomem, NULL, &mips_qemu_ops, NULL, "mips-qemu", 0x10000); |
0ae16450 | 211 | memory_region_add_subregion(address_space_mem, 0x1fbf0000, iomem); |
6ae81775 | 212 | |
66a93e0f FB |
213 | /* Try to load a BIOS image. If this fails, we continue regardless, |
214 | but initialize the hardware ourselves. When a kernel gets | |
215 | preloaded we also initialize the hardware, since the BIOS wasn't | |
216 | run. */ | |
1192dad8 JM |
217 | if (bios_name == NULL) |
218 | bios_name = BIOS_FILENAME; | |
5cea8590 PB |
219 | filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, bios_name); |
220 | if (filename) { | |
221 | bios_size = get_image_size(filename); | |
222 | } else { | |
223 | bios_size = -1; | |
224 | } | |
3d08ff69 BS |
225 | #ifdef TARGET_WORDS_BIGENDIAN |
226 | be = 1; | |
227 | #else | |
228 | be = 0; | |
229 | #endif | |
2909b29a | 230 | if ((bios_size > 0) && (bios_size <= BIOS_SIZE)) { |
cfe5f011 | 231 | bios = g_new(MemoryRegion, 1); |
98a99ce0 | 232 | memory_region_init_ram(bios, NULL, "mips_r4k.bios", BIOS_SIZE, |
f8ed85ac | 233 | &error_fatal); |
cfe5f011 AK |
234 | memory_region_set_readonly(bios, true); |
235 | memory_region_add_subregion(get_system_memory(), 0x1fc00000, bios); | |
01e0451a | 236 | |
5cea8590 | 237 | load_image_targphys(filename, 0x1fc00000, BIOS_SIZE); |
751c6a17 | 238 | } else if ((dinfo = drive_get(IF_PFLASH, 0, 0)) != NULL) { |
b305b5ba | 239 | uint32_t mips_rom = 0x00400000; |
940d5b13 | 240 | if (!pflash_cfi01_register(0x1fc00000, "mips_r4k.bios", mips_rom, |
4be74634 | 241 | blk_by_legacy_dinfo(dinfo), |
ce14710f | 242 | sector_len, 4, 0, 0, 0, 0, be)) { |
b305b5ba | 243 | fprintf(stderr, "qemu: Error registering flash memory.\n"); |
7d37435b | 244 | } |
c9dd6a9f | 245 | } else if (!qtest_enabled()) { |
8297be80 | 246 | /* not fatal */ |
b62e39b4 | 247 | warn_report("could not load MIPS bios '%s'", bios_name); |
5cea8590 | 248 | } |
ef1e1e07 | 249 | g_free(filename); |
66a93e0f | 250 | |
66a93e0f | 251 | if (kernel_filename) { |
7df526e3 TS |
252 | loaderparams.ram_size = ram_size; |
253 | loaderparams.kernel_filename = kernel_filename; | |
254 | loaderparams.kernel_cmdline = kernel_cmdline; | |
255 | loaderparams.initrd_filename = initrd_filename; | |
e16ad5b0 | 256 | reset_info->vector = load_kernel(); |
6af0bf9c | 257 | } |
6af0bf9c | 258 | |
e16fe40c | 259 | /* Init CPU internal devices */ |
5a975d43 PB |
260 | cpu_mips_irq_init_cpu(cpu); |
261 | cpu_mips_clock_init(cpu); | |
6af0bf9c | 262 | |
0c10962a HP |
263 | /* ISA bus: IO space at 0x14000000, mem space at 0x10000000 */ |
264 | memory_region_init_alias(isa_io, NULL, "isa-io", | |
265 | get_system_io(), 0, 0x00010000); | |
266 | memory_region_init(isa_mem, NULL, "isa-mem", 0x01000000); | |
267 | memory_region_add_subregion(get_system_memory(), 0x14000000, isa_io); | |
268 | memory_region_add_subregion(get_system_memory(), 0x10000000, isa_mem); | |
d10e5432 | 269 | isa_bus = isa_bus_new(NULL, isa_mem, get_system_io(), &error_abort); |
0c10962a | 270 | |
d537cf6c | 271 | /* The PIC is attached to the MIPS CPU INT0 pin */ |
48a18b3c HP |
272 | i8259 = i8259_init(isa_bus, env->irq[2]); |
273 | isa_bus_irqs(isa_bus, i8259); | |
d537cf6c | 274 | |
6c646a11 | 275 | mc146818_rtc_init(isa_bus, 2000, NULL); |
afdfa781 | 276 | |
acf695ec | 277 | pit = i8254_pit_init(isa_bus, 0x40, 0, NULL); |
afdfa781 | 278 | |
def337ff | 279 | serial_hds_isa_init(isa_bus, 0, MAX_ISA_SERIAL_PORTS); |
eddbd288 | 280 | |
f642dfce | 281 | isa_vga_init(isa_bus); |
9827e95c | 282 | |
a005d073 | 283 | if (nd_table[0].used) |
48a18b3c | 284 | isa_ne2000_init(isa_bus, 0x300, 9, &nd_table[0]); |
58126404 | 285 | |
d8f94e1b | 286 | ide_drive_get(hd, ARRAY_SIZE(hd)); |
e4bcb14c | 287 | for(i = 0; i < MAX_IDE_BUS; i++) |
48a18b3c | 288 | isa_ide_init(isa_bus, ide_iobase[i], ide_iobase2[i], ide_irq[i], |
e4bcb14c | 289 | hd[MAX_IDE_DEVS * i], |
7d37435b | 290 | hd[MAX_IDE_DEVS * i + 1]); |
70705261 | 291 | |
47973a2d | 292 | isa_create_simple(isa_bus, TYPE_I8042); |
6af0bf9c FB |
293 | } |
294 | ||
e264d29d | 295 | static void mips_machine_init(MachineClass *mc) |
f80f9ec9 | 296 | { |
e264d29d EH |
297 | mc->desc = "mips r4k platform"; |
298 | mc->init = mips_r4k_init; | |
2059839b | 299 | mc->block_default_type = IF_IDE; |
5daab28e IM |
300 | #ifdef TARGET_MIPS64 |
301 | mc->default_cpu_type = MIPS_CPU_TYPE_NAME("R4000"); | |
302 | #else | |
303 | mc->default_cpu_type = MIPS_CPU_TYPE_NAME("24Kf"); | |
304 | #endif | |
305 | ||
f80f9ec9 AL |
306 | } |
307 | ||
e264d29d | 308 | DEFINE_MACHINE("mips", mips_machine_init) |