]> git.proxmox.com Git - mirror_qemu.git/blame - hw/misc/trace-events
hw/arm/allwinner: add CPU Configuration module
[mirror_qemu.git] / hw / misc / trace-events
CommitLineData
87e0331c 1# See docs/devel/tracing.txt for syntax documentation.
6b5bacf6 2
d26af5de
NL
3# allwinner-cpucfg.c
4allwinner_cpucfg_cpu_reset(uint8_t cpu_id, uint32_t reset_addr) "id %u, reset_addr 0x%" PRIu32
5allwinner_cpucfg_read(uint64_t offset, uint64_t data, unsigned size) "offset 0x%" PRIx64 " data 0x%" PRIx64 " size %" PRIu32
6allwinner_cpucfg_write(uint64_t offset, uint64_t data, unsigned size) "offset 0x%" PRIx64 " data 0x%" PRIx64 " size %" PRIu32
7
500016e5 8# eccmemctl.c
8908eb1a
VSO
9ecc_mem_writel_mer(uint32_t val) "Write memory enable 0x%08x"
10ecc_mem_writel_mdr(uint32_t val) "Write memory delay 0x%08x"
11ecc_mem_writel_mfsr(uint32_t val) "Write memory fault status 0x%08x"
12ecc_mem_writel_vcr(uint32_t val) "Write slot configuration 0x%08x"
13ecc_mem_writel_dr(uint32_t val) "Write diagnostic 0x%08x"
14ecc_mem_writel_ecr0(uint32_t val) "Write event count 1 0x%08x"
15ecc_mem_writel_ecr1(uint32_t val) "Write event count 2 0x%08x"
16ecc_mem_readl_mer(uint32_t ret) "Read memory enable 0x%08x"
17ecc_mem_readl_mdr(uint32_t ret) "Read memory delay 0x%08x"
18ecc_mem_readl_mfsr(uint32_t ret) "Read memory fault status 0x%08x"
19ecc_mem_readl_vcr(uint32_t ret) "Read slot configuration 0x%08x"
20ecc_mem_readl_mfar0(uint32_t ret) "Read memory fault address 0 0x%08x"
21ecc_mem_readl_mfar1(uint32_t ret) "Read memory fault address 1 0x%08x"
22ecc_mem_readl_dr(uint32_t ret) "Read diagnostic 0x%08x"
23ecc_mem_readl_ecr0(uint32_t ret) "Read event count 1 0x%08x"
24ecc_mem_readl_ecr1(uint32_t ret) "Read event count 2 0x%08x"
25ecc_diag_mem_writeb(uint64_t addr, uint32_t val) "Write diagnostic %"PRId64" = 0x%02x"
26ecc_diag_mem_readb(uint64_t addr, uint32_t ret) "Read diagnostic %"PRId64"= 0x%02x"
6b5bacf6 27
500016e5 28# slavio_misc.c
6b5bacf6
DB
29slavio_misc_update_irq_raise(void) "Raise IRQ"
30slavio_misc_update_irq_lower(void) "Lower IRQ"
31slavio_set_power_fail(int power_failing, uint8_t config) "Power fail: %d, config: %d"
8908eb1a
VSO
32slavio_cfg_mem_writeb(uint32_t val) "Write config 0x%02x"
33slavio_cfg_mem_readb(uint32_t ret) "Read config 0x%02x"
34slavio_diag_mem_writeb(uint32_t val) "Write diag 0x%02x"
35slavio_diag_mem_readb(uint32_t ret) "Read diag 0x%02x"
36slavio_mdm_mem_writeb(uint32_t val) "Write modem control 0x%02x"
37slavio_mdm_mem_readb(uint32_t ret) "Read modem control 0x%02x"
38slavio_aux1_mem_writeb(uint32_t val) "Write aux1 0x%02x"
39slavio_aux1_mem_readb(uint32_t ret) "Read aux1 0x%02x"
40slavio_aux2_mem_writeb(uint32_t val) "Write aux2 0x%02x"
41slavio_aux2_mem_readb(uint32_t ret) "Read aux2 0x%02x"
42apc_mem_writeb(uint32_t val) "Write power management 0x%02x"
43apc_mem_readb(uint32_t ret) "Read power management 0x%02x"
44slavio_sysctrl_mem_writel(uint32_t val) "Write system control 0x%08x"
45slavio_sysctrl_mem_readl(uint32_t ret) "Read system control 0x%08x"
46slavio_led_mem_writew(uint32_t val) "Write diagnostic LED 0x%04x"
47slavio_led_mem_readw(uint32_t ret) "Read diagnostic LED 0x%04x"
6b5bacf6 48
500016e5 49# milkymist-hpdmc.c
8908eb1a
VSO
50milkymist_hpdmc_memory_read(uint32_t addr, uint32_t value) "addr=0x%08x value=0x%08x"
51milkymist_hpdmc_memory_write(uint32_t addr, uint32_t value) "addr=0x%08x value=0x%08x"
6b5bacf6 52
500016e5 53# milkymist-pfpu.c
8908eb1a
VSO
54milkymist_pfpu_memory_read(uint32_t addr, uint32_t value) "addr 0x%08x value 0x%08x"
55milkymist_pfpu_memory_write(uint32_t addr, uint32_t value) "addr 0x%08x value 0x%08x"
56milkymist_pfpu_vectout(uint32_t a, uint32_t b, uint32_t dma_ptr) "a 0x%08x b 0x%08x dma_ptr 0x%08x"
6b5bacf6 57milkymist_pfpu_pulse_irq(void) "Pulse IRQ"
1c8a2388 58
500016e5 59# aspeed_scu.c
1c8a2388 60aspeed_scu_write(uint64_t offset, unsigned size, uint32_t data) "To 0x%" PRIx64 " of size %u: 0x%" PRIx32
dd73185b 61
dec97760 62# mps2-scc.c
dd73185b
PM
63mps2_scc_read(uint64_t offset, uint64_t data, unsigned size) "MPS2 SCC read: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u"
64mps2_scc_write(uint64_t offset, uint64_t data, unsigned size) "MPS2 SCC write: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u"
65mps2_scc_reset(void) "MPS2 SCC: reset"
66mps2_scc_leds(char led7, char led6, char led5, char led4, char led3, char led2, char led1, char led0) "MPS2 SCC LEDs: %c%c%c%c%c%c%c%c"
67mps2_scc_cfg_write(unsigned function, unsigned device, uint32_t value) "MPS2 SCC config write: function %d device %d data 0x%" PRIx32
68mps2_scc_cfg_read(unsigned function, unsigned device, uint32_t value) "MPS2 SCC config read: function %d device %d data 0x%" PRIx32
0ee1e1f4 69
dec97760 70# mps2-fpgaio.c
9a52d999
PM
71mps2_fpgaio_read(uint64_t offset, uint64_t data, unsigned size) "MPS2 FPGAIO read: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u"
72mps2_fpgaio_write(uint64_t offset, uint64_t data, unsigned size) "MPS2 FPGAIO write: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u"
73mps2_fpgaio_reset(void) "MPS2 FPGAIO: reset"
74mps2_fpgaio_leds(char led1, char led0) "MPS2 FPGAIO LEDs: %c%c"
75
500016e5 76# msf2-sysreg.c
787bbc30
DB
77msf2_sysreg_write(uint64_t offset, uint32_t val, uint32_t prev) "msf2-sysreg write: addr 0x%08" PRIx64 " data 0x%" PRIx32 " prev 0x%" PRIx32
78msf2_sysreg_read(uint64_t offset, uint32_t val) "msf2-sysreg read: addr 0x%08" PRIx64 " data 0x%08" PRIx32
0ee1e1f4 79msf2_sysreg_write_pll_status(void) "Invalid write to read only PLL status register"
30b2f870 80
500016e5 81# imx7_gpr.c
787bbc30
DB
82imx7_gpr_read(uint64_t offset) "addr 0x%08" PRIx64
83imx7_gpr_write(uint64_t offset, uint64_t value) "addr 0x%08" PRIx64 "value 0x%08" PRIx64
51f233ec 84
500016e5 85# mos6522.c
51f233ec
MCA
86mos6522_set_counter(int index, unsigned int val) "T%d.counter=%d"
87mos6522_get_next_irq_time(uint16_t latch, int64_t d, int64_t delta) "latch=%d counter=0x%"PRId64 " delta_next=0x%"PRId64
88mos6522_set_sr_int(void) "set sr_int"
89mos6522_write(uint64_t addr, uint64_t val) "reg=0x%"PRIx64 " val=0x%"PRIx64
90mos6522_read(uint64_t addr, unsigned val) "reg=0x%"PRIx64 " val=0x%x"
9eb8040c 91
870c034d
AF
92# stm32f4xx_syscfg
93stm32f4xx_syscfg_set_irq(int gpio, int line, int level) "Interupt: GPIO: %d, Line: %d; Level: %d"
94stm32f4xx_pulse_exti(int irq) "Pulse EXTI: %d"
95stm32f4xx_syscfg_read(uint64_t addr) "reg read: addr: 0x%" PRIx64 " "
96stm32f4xx_syscfg_write(uint64_t addr, uint64_t data) "reg write: addr: 0x%" PRIx64 " val: 0x%" PRIx64 ""
97
e64d8c83
AF
98# stm32f4xx_exti
99stm32f4xx_exti_set_irq(int irq, int leve) "Set EXTI: %d to %d"
100stm32f4xx_exti_read(uint64_t addr) "reg read: addr: 0x%" PRIx64 " "
101stm32f4xx_exti_write(uint64_t addr, uint64_t data) "reg write: addr: 0x%" PRIx64 " val: 0x%" PRIx64 ""
102
500016e5 103# tz-mpc.c
344f4b15
PM
104tz_mpc_reg_read(uint32_t offset, uint64_t data, unsigned size) "TZ MPC regs read: offset 0x%x data 0x%" PRIx64 " size %u"
105tz_mpc_reg_write(uint32_t offset, uint64_t data, unsigned size) "TZ MPC regs write: offset 0x%x data 0x%" PRIx64 " size %u"
106tz_mpc_mem_blocked_read(uint64_t addr, unsigned size, bool secure) "TZ MPC blocked read: offset 0x%" PRIx64 " size %u secure %d"
107tz_mpc_mem_blocked_write(uint64_t addr, uint64_t data, unsigned size, bool secure) "TZ MPC blocked write: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u secure %d"
108tz_mpc_translate(uint64_t addr, int flags, const char *idx, const char *res) "TZ MPC translate: addr 0x%" PRIx64 " flags 0x%x iommu_idx %s: %s"
dd29d068 109tz_mpc_iommu_notify(uint64_t addr) "TZ MPC iommu: notifying UNMAP/MAP for 0x%" PRIx64
344f4b15 110
500016e5 111# tz-msc.c
211e701d
PM
112tz_msc_reset(void) "TZ MSC: reset"
113tz_msc_cfg_nonsec(int level) "TZ MSC: cfg_nonsec = %d"
114tz_msc_cfg_sec_resp(int level) "TZ MSC: cfg_sec_resp = %d"
211e701d
PM
115tz_msc_irq_clear(int level) "TZ MSC: int_clear = %d"
116tz_msc_update_irq(int level) "TZ MSC: setting irq line to %d"
117tz_msc_access_blocked(uint64_t offset) "TZ MSC: offset 0x%" PRIx64 " access blocked"
118
500016e5 119# tz-ppc.c
9eb8040c
PM
120tz_ppc_reset(void) "TZ PPC: reset"
121tz_ppc_cfg_nonsec(int n, int level) "TZ PPC: cfg_nonsec[%d] = %d"
122tz_ppc_cfg_ap(int n, int level) "TZ PPC: cfg_ap[%d] = %d"
123tz_ppc_cfg_sec_resp(int level) "TZ PPC: cfg_sec_resp = %d"
124tz_ppc_irq_enable(int level) "TZ PPC: int_enable = %d"
125tz_ppc_irq_clear(int level) "TZ PPC: int_clear = %d"
126tz_ppc_update_irq(int level) "TZ PPC: setting irq line to %d"
f32408f3
DB
127tz_ppc_read_blocked(int n, uint64_t offset, bool secure, bool user) "TZ PPC: port %d offset 0x%" PRIx64 " read (secure %d user %d) blocked"
128tz_ppc_write_blocked(int n, uint64_t offset, bool secure, bool user) "TZ PPC: port %d offset 0x%" PRIx64 " write (secure %d user %d) blocked"
de343bb6 129
500016e5 130# iotkit-secctl.c
de343bb6
PM
131iotkit_secctl_s_read(uint32_t offset, uint64_t data, unsigned size) "IoTKit SecCtl S regs read: offset 0x%x data 0x%" PRIx64 " size %u"
132iotkit_secctl_s_write(uint32_t offset, uint64_t data, unsigned size) "IoTKit SecCtl S regs write: offset 0x%x data 0x%" PRIx64 " size %u"
133iotkit_secctl_ns_read(uint32_t offset, uint64_t data, unsigned size) "IoTKit SecCtl NS regs read: offset 0x%x data 0x%" PRIx64 " size %u"
134iotkit_secctl_ns_write(uint32_t offset, uint64_t data, unsigned size) "IoTKit SecCtl NS regs write: offset 0x%x data 0x%" PRIx64 " size %u"
781182e1 135
500016e5 136# imx6ul_ccm.c
794dcb54
PMD
137ccm_entry(void) ""
138ccm_freq(uint32_t freq) "freq = %d"
139ccm_clock_freq(uint32_t clock, uint32_t freq) "(Clock = %d) = %d"
140ccm_read_reg(const char *reg_name, uint32_t value) "reg[%s] <= 0x%" PRIx32
141ccm_write_reg(const char *reg_name, uint32_t value) "reg[%s] => 0x%" PRIx32
75750e4d 142
dec97760 143# iotkit-sysinfo.c
75750e4d
PM
144iotkit_sysinfo_read(uint64_t offset, uint64_t data, unsigned size) "IoTKit SysInfo read: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u"
145iotkit_sysinfo_write(uint64_t offset, uint64_t data, unsigned size) "IoTKit SysInfo write: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u"
dec97760
MA
146
147# iotkit-sysctl.c
75750e4d
PM
148iotkit_sysctl_read(uint64_t offset, uint64_t data, unsigned size) "IoTKit SysCtl read: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u"
149iotkit_sysctl_write(uint64_t offset, uint64_t data, unsigned size) "IoTKit SysCtl write: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u"
150iotkit_sysctl_reset(void) "IoTKit SysCtl: reset"
5aeb3689 151
500016e5 152# armsse-cpuid.c
5aeb3689
PM
153armsse_cpuid_read(uint64_t offset, uint64_t data, unsigned size) "SSE-200 CPU_IDENTITY read: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u"
154armsse_cpuid_write(uint64_t offset, uint64_t data, unsigned size) "SSE-200 CPU_IDENTITY write: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u"
cdf63440 155
500016e5 156# armsse-mhu.c
cdf63440
PM
157armsse_mhu_read(uint64_t offset, uint64_t data, unsigned size) "SSE-200 MHU read: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u"
158armsse_mhu_write(uint64_t offset, uint64_t data, unsigned size) "SSE-200 MHU write: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u"
118c82e7
EJ
159
160# aspeed_xdma.c
161aspeed_xdma_write(uint64_t offset, uint64_t data) "XDMA write: offset 0x%" PRIx64 " data 0x%" PRIx64
19845504
PMD
162
163# bcm2835_mbox.c
164bcm2835_mbox_write(unsigned int size, uint64_t addr, uint64_t value) "mbox write sz:%u addr:0x%"PRIx64" data:0x%"PRIx64
165bcm2835_mbox_read(unsigned int size, uint64_t addr, uint64_t value) "mbox read sz:%u addr:0x%"PRIx64" data:0x%"PRIx64
166bcm2835_mbox_irq(unsigned level) "mbox irq:ARM level:%u"
167bcm2835_mbox_property(uint32_t tag, uint32_t bufsize, size_t resplen) "mbox property tag:0x%08x in_sz:%u out_sz:%zu"
b2619c15
LV
168
169# mac_via.c
170via1_rtc_update_data_out(int count, int value) "count=%d value=0x%02x"
171via1_rtc_update_data_in(int count, int value) "count=%d value=0x%02x"
172via1_rtc_internal_status(int cmd, int alt, int value) "cmd=0x%02x alt=0x%02x value=0x%02x"
173via1_rtc_internal_cmd(int cmd) "cmd=0x%02x"
174via1_rtc_cmd_invalid(int value) "value=0x%02x"
175via1_rtc_internal_time(uint32_t time) "time=0x%08x"
176via1_rtc_internal_set_cmd(int cmd) "cmd=0x%02x"
177via1_rtc_internal_ignore_cmd(int cmd) "cmd=0x%02x"
178via1_rtc_internal_set_alt(int alt, int sector, int offset) "alt=0x%02x sector=%u offset=%u"
179via1_rtc_cmd_seconds_read(int reg, int value) "reg=%d value=0x%02x"
180via1_rtc_cmd_seconds_write(int reg, int value) "reg=%d value=0x%02x"
181via1_rtc_cmd_test_write(int value) "value=0x%02x"
182via1_rtc_cmd_wprotect_write(int value) "value=0x%02x"
183via1_rtc_cmd_pram_read(int addr, int value) "addr=%u value=0x%02x"
184via1_rtc_cmd_pram_write(int addr, int value) "addr=%u value=0x%02x"
185via1_rtc_cmd_pram_sect_read(int sector, int offset, int addr, int value) "sector=%u offset=%u addr=%d value=0x%02x"
186via1_rtc_cmd_pram_sect_write(int sector, int offset, int addr, int value) "sector=%u offset=%u addr=%d value=0x%02x"