]>
Commit | Line | Data |
---|---|---|
24859b68 AZ |
1 | /* |
2 | * Marvell MV88W8618 / Freecom MusicPal emulation. | |
3 | * | |
4 | * Copyright (c) 2008 Jan Kiszka | |
5 | * | |
6 | * This code is licenced under the GNU GPL v2. | |
7 | */ | |
8 | ||
b47b50fa | 9 | #include "sysbus.h" |
24859b68 AZ |
10 | #include "arm-misc.h" |
11 | #include "devices.h" | |
12 | #include "net.h" | |
13 | #include "sysemu.h" | |
14 | #include "boards.h" | |
15 | #include "pc.h" | |
16 | #include "qemu-timer.h" | |
17 | #include "block.h" | |
18 | #include "flash.h" | |
19 | #include "console.h" | |
24859b68 AZ |
20 | #include "i2c.h" |
21 | ||
718ec0be | 22 | #define MP_MISC_BASE 0x80002000 |
23 | #define MP_MISC_SIZE 0x00001000 | |
24 | ||
24859b68 AZ |
25 | #define MP_ETH_BASE 0x80008000 |
26 | #define MP_ETH_SIZE 0x00001000 | |
27 | ||
718ec0be | 28 | #define MP_WLAN_BASE 0x8000C000 |
29 | #define MP_WLAN_SIZE 0x00000800 | |
30 | ||
24859b68 AZ |
31 | #define MP_UART1_BASE 0x8000C840 |
32 | #define MP_UART2_BASE 0x8000C940 | |
33 | ||
718ec0be | 34 | #define MP_GPIO_BASE 0x8000D000 |
35 | #define MP_GPIO_SIZE 0x00001000 | |
36 | ||
24859b68 AZ |
37 | #define MP_FLASHCFG_BASE 0x90006000 |
38 | #define MP_FLASHCFG_SIZE 0x00001000 | |
39 | ||
40 | #define MP_AUDIO_BASE 0x90007000 | |
24859b68 AZ |
41 | |
42 | #define MP_PIC_BASE 0x90008000 | |
43 | #define MP_PIC_SIZE 0x00001000 | |
44 | ||
45 | #define MP_PIT_BASE 0x90009000 | |
46 | #define MP_PIT_SIZE 0x00001000 | |
47 | ||
48 | #define MP_LCD_BASE 0x9000c000 | |
49 | #define MP_LCD_SIZE 0x00001000 | |
50 | ||
51 | #define MP_SRAM_BASE 0xC0000000 | |
52 | #define MP_SRAM_SIZE 0x00020000 | |
53 | ||
54 | #define MP_RAM_DEFAULT_SIZE 32*1024*1024 | |
55 | #define MP_FLASH_SIZE_MAX 32*1024*1024 | |
56 | ||
57 | #define MP_TIMER1_IRQ 4 | |
b47b50fa PB |
58 | #define MP_TIMER2_IRQ 5 |
59 | #define MP_TIMER3_IRQ 6 | |
24859b68 AZ |
60 | #define MP_TIMER4_IRQ 7 |
61 | #define MP_EHCI_IRQ 8 | |
62 | #define MP_ETH_IRQ 9 | |
63 | #define MP_UART1_IRQ 11 | |
64 | #define MP_UART2_IRQ 11 | |
65 | #define MP_GPIO_IRQ 12 | |
66 | #define MP_RTC_IRQ 28 | |
67 | #define MP_AUDIO_IRQ 30 | |
68 | ||
24859b68 AZ |
69 | /* Wolfson 8750 I2C address */ |
70 | #define MP_WM_ADDR 0x34 | |
71 | ||
24859b68 AZ |
72 | /* Ethernet register offsets */ |
73 | #define MP_ETH_SMIR 0x010 | |
74 | #define MP_ETH_PCXR 0x408 | |
75 | #define MP_ETH_SDCMR 0x448 | |
76 | #define MP_ETH_ICR 0x450 | |
77 | #define MP_ETH_IMR 0x458 | |
78 | #define MP_ETH_FRDP0 0x480 | |
79 | #define MP_ETH_FRDP1 0x484 | |
80 | #define MP_ETH_FRDP2 0x488 | |
81 | #define MP_ETH_FRDP3 0x48C | |
82 | #define MP_ETH_CRDP0 0x4A0 | |
83 | #define MP_ETH_CRDP1 0x4A4 | |
84 | #define MP_ETH_CRDP2 0x4A8 | |
85 | #define MP_ETH_CRDP3 0x4AC | |
86 | #define MP_ETH_CTDP0 0x4E0 | |
87 | #define MP_ETH_CTDP1 0x4E4 | |
88 | #define MP_ETH_CTDP2 0x4E8 | |
89 | #define MP_ETH_CTDP3 0x4EC | |
90 | ||
91 | /* MII PHY access */ | |
92 | #define MP_ETH_SMIR_DATA 0x0000FFFF | |
93 | #define MP_ETH_SMIR_ADDR 0x03FF0000 | |
94 | #define MP_ETH_SMIR_OPCODE (1 << 26) /* Read value */ | |
95 | #define MP_ETH_SMIR_RDVALID (1 << 27) | |
96 | ||
97 | /* PHY registers */ | |
98 | #define MP_ETH_PHY1_BMSR 0x00210000 | |
99 | #define MP_ETH_PHY1_PHYSID1 0x00410000 | |
100 | #define MP_ETH_PHY1_PHYSID2 0x00610000 | |
101 | ||
102 | #define MP_PHY_BMSR_LINK 0x0004 | |
103 | #define MP_PHY_BMSR_AUTONEG 0x0008 | |
104 | ||
105 | #define MP_PHY_88E3015 0x01410E20 | |
106 | ||
107 | /* TX descriptor status */ | |
108 | #define MP_ETH_TX_OWN (1 << 31) | |
109 | ||
110 | /* RX descriptor status */ | |
111 | #define MP_ETH_RX_OWN (1 << 31) | |
112 | ||
113 | /* Interrupt cause/mask bits */ | |
114 | #define MP_ETH_IRQ_RX_BIT 0 | |
115 | #define MP_ETH_IRQ_RX (1 << MP_ETH_IRQ_RX_BIT) | |
116 | #define MP_ETH_IRQ_TXHI_BIT 2 | |
117 | #define MP_ETH_IRQ_TXLO_BIT 3 | |
118 | ||
119 | /* Port config bits */ | |
120 | #define MP_ETH_PCXR_2BSM_BIT 28 /* 2-byte incoming suffix */ | |
121 | ||
122 | /* SDMA command bits */ | |
123 | #define MP_ETH_CMD_TXHI (1 << 23) | |
124 | #define MP_ETH_CMD_TXLO (1 << 22) | |
125 | ||
126 | typedef struct mv88w8618_tx_desc { | |
127 | uint32_t cmdstat; | |
128 | uint16_t res; | |
129 | uint16_t bytes; | |
130 | uint32_t buffer; | |
131 | uint32_t next; | |
132 | } mv88w8618_tx_desc; | |
133 | ||
134 | typedef struct mv88w8618_rx_desc { | |
135 | uint32_t cmdstat; | |
136 | uint16_t bytes; | |
137 | uint16_t buffer_size; | |
138 | uint32_t buffer; | |
139 | uint32_t next; | |
140 | } mv88w8618_rx_desc; | |
141 | ||
142 | typedef struct mv88w8618_eth_state { | |
b47b50fa | 143 | SysBusDevice busdev; |
24859b68 AZ |
144 | qemu_irq irq; |
145 | uint32_t smir; | |
146 | uint32_t icr; | |
147 | uint32_t imr; | |
b946a153 | 148 | int mmio_index; |
d5b61ddd | 149 | uint32_t vlan_header; |
930c8682 PB |
150 | uint32_t tx_queue[2]; |
151 | uint32_t rx_queue[4]; | |
152 | uint32_t frx_queue[4]; | |
153 | uint32_t cur_rx[4]; | |
24859b68 | 154 | VLANClientState *vc; |
4c91cd28 | 155 | NICConf conf; |
24859b68 AZ |
156 | } mv88w8618_eth_state; |
157 | ||
930c8682 PB |
158 | static void eth_rx_desc_put(uint32_t addr, mv88w8618_rx_desc *desc) |
159 | { | |
160 | cpu_to_le32s(&desc->cmdstat); | |
161 | cpu_to_le16s(&desc->bytes); | |
162 | cpu_to_le16s(&desc->buffer_size); | |
163 | cpu_to_le32s(&desc->buffer); | |
164 | cpu_to_le32s(&desc->next); | |
165 | cpu_physical_memory_write(addr, (void *)desc, sizeof(*desc)); | |
166 | } | |
167 | ||
168 | static void eth_rx_desc_get(uint32_t addr, mv88w8618_rx_desc *desc) | |
169 | { | |
170 | cpu_physical_memory_read(addr, (void *)desc, sizeof(*desc)); | |
171 | le32_to_cpus(&desc->cmdstat); | |
172 | le16_to_cpus(&desc->bytes); | |
173 | le16_to_cpus(&desc->buffer_size); | |
174 | le32_to_cpus(&desc->buffer); | |
175 | le32_to_cpus(&desc->next); | |
176 | } | |
177 | ||
e3f5ec2b | 178 | static int eth_can_receive(VLANClientState *vc) |
24859b68 AZ |
179 | { |
180 | return 1; | |
181 | } | |
182 | ||
4f1c942b | 183 | static ssize_t eth_receive(VLANClientState *vc, const uint8_t *buf, size_t size) |
24859b68 | 184 | { |
e3f5ec2b | 185 | mv88w8618_eth_state *s = vc->opaque; |
930c8682 PB |
186 | uint32_t desc_addr; |
187 | mv88w8618_rx_desc desc; | |
24859b68 AZ |
188 | int i; |
189 | ||
190 | for (i = 0; i < 4; i++) { | |
930c8682 | 191 | desc_addr = s->cur_rx[i]; |
49fedd0d | 192 | if (!desc_addr) { |
24859b68 | 193 | continue; |
49fedd0d | 194 | } |
24859b68 | 195 | do { |
930c8682 PB |
196 | eth_rx_desc_get(desc_addr, &desc); |
197 | if ((desc.cmdstat & MP_ETH_RX_OWN) && desc.buffer_size >= size) { | |
198 | cpu_physical_memory_write(desc.buffer + s->vlan_header, | |
199 | buf, size); | |
200 | desc.bytes = size + s->vlan_header; | |
201 | desc.cmdstat &= ~MP_ETH_RX_OWN; | |
202 | s->cur_rx[i] = desc.next; | |
24859b68 AZ |
203 | |
204 | s->icr |= MP_ETH_IRQ_RX; | |
49fedd0d | 205 | if (s->icr & s->imr) { |
24859b68 | 206 | qemu_irq_raise(s->irq); |
49fedd0d | 207 | } |
930c8682 | 208 | eth_rx_desc_put(desc_addr, &desc); |
4f1c942b | 209 | return size; |
24859b68 | 210 | } |
930c8682 PB |
211 | desc_addr = desc.next; |
212 | } while (desc_addr != s->rx_queue[i]); | |
24859b68 | 213 | } |
4f1c942b | 214 | return size; |
24859b68 AZ |
215 | } |
216 | ||
930c8682 PB |
217 | static void eth_tx_desc_put(uint32_t addr, mv88w8618_tx_desc *desc) |
218 | { | |
219 | cpu_to_le32s(&desc->cmdstat); | |
220 | cpu_to_le16s(&desc->res); | |
221 | cpu_to_le16s(&desc->bytes); | |
222 | cpu_to_le32s(&desc->buffer); | |
223 | cpu_to_le32s(&desc->next); | |
224 | cpu_physical_memory_write(addr, (void *)desc, sizeof(*desc)); | |
225 | } | |
226 | ||
227 | static void eth_tx_desc_get(uint32_t addr, mv88w8618_tx_desc *desc) | |
228 | { | |
229 | cpu_physical_memory_read(addr, (void *)desc, sizeof(*desc)); | |
230 | le32_to_cpus(&desc->cmdstat); | |
231 | le16_to_cpus(&desc->res); | |
232 | le16_to_cpus(&desc->bytes); | |
233 | le32_to_cpus(&desc->buffer); | |
234 | le32_to_cpus(&desc->next); | |
235 | } | |
236 | ||
24859b68 AZ |
237 | static void eth_send(mv88w8618_eth_state *s, int queue_index) |
238 | { | |
930c8682 PB |
239 | uint32_t desc_addr = s->tx_queue[queue_index]; |
240 | mv88w8618_tx_desc desc; | |
241 | uint8_t buf[2048]; | |
242 | int len; | |
243 | ||
2e87c5b9 JK |
244 | if (!desc_addr) { |
245 | return; | |
246 | } | |
24859b68 | 247 | do { |
930c8682 PB |
248 | eth_tx_desc_get(desc_addr, &desc); |
249 | if (desc.cmdstat & MP_ETH_TX_OWN) { | |
250 | len = desc.bytes; | |
251 | if (len < 2048) { | |
252 | cpu_physical_memory_read(desc.buffer, buf, len); | |
253 | qemu_send_packet(s->vc, buf, len); | |
254 | } | |
255 | desc.cmdstat &= ~MP_ETH_TX_OWN; | |
24859b68 | 256 | s->icr |= 1 << (MP_ETH_IRQ_TXLO_BIT - queue_index); |
930c8682 | 257 | eth_tx_desc_put(desc_addr, &desc); |
24859b68 | 258 | } |
930c8682 PB |
259 | desc_addr = desc.next; |
260 | } while (desc_addr != s->tx_queue[queue_index]); | |
24859b68 AZ |
261 | } |
262 | ||
c227f099 | 263 | static uint32_t mv88w8618_eth_read(void *opaque, target_phys_addr_t offset) |
24859b68 AZ |
264 | { |
265 | mv88w8618_eth_state *s = opaque; | |
266 | ||
24859b68 AZ |
267 | switch (offset) { |
268 | case MP_ETH_SMIR: | |
269 | if (s->smir & MP_ETH_SMIR_OPCODE) { | |
270 | switch (s->smir & MP_ETH_SMIR_ADDR) { | |
271 | case MP_ETH_PHY1_BMSR: | |
272 | return MP_PHY_BMSR_LINK | MP_PHY_BMSR_AUTONEG | | |
273 | MP_ETH_SMIR_RDVALID; | |
274 | case MP_ETH_PHY1_PHYSID1: | |
275 | return (MP_PHY_88E3015 >> 16) | MP_ETH_SMIR_RDVALID; | |
276 | case MP_ETH_PHY1_PHYSID2: | |
277 | return (MP_PHY_88E3015 & 0xFFFF) | MP_ETH_SMIR_RDVALID; | |
278 | default: | |
279 | return MP_ETH_SMIR_RDVALID; | |
280 | } | |
281 | } | |
282 | return 0; | |
283 | ||
284 | case MP_ETH_ICR: | |
285 | return s->icr; | |
286 | ||
287 | case MP_ETH_IMR: | |
288 | return s->imr; | |
289 | ||
290 | case MP_ETH_FRDP0 ... MP_ETH_FRDP3: | |
930c8682 | 291 | return s->frx_queue[(offset - MP_ETH_FRDP0)/4]; |
24859b68 AZ |
292 | |
293 | case MP_ETH_CRDP0 ... MP_ETH_CRDP3: | |
930c8682 | 294 | return s->rx_queue[(offset - MP_ETH_CRDP0)/4]; |
24859b68 AZ |
295 | |
296 | case MP_ETH_CTDP0 ... MP_ETH_CTDP3: | |
930c8682 | 297 | return s->tx_queue[(offset - MP_ETH_CTDP0)/4]; |
24859b68 AZ |
298 | |
299 | default: | |
300 | return 0; | |
301 | } | |
302 | } | |
303 | ||
c227f099 | 304 | static void mv88w8618_eth_write(void *opaque, target_phys_addr_t offset, |
24859b68 AZ |
305 | uint32_t value) |
306 | { | |
307 | mv88w8618_eth_state *s = opaque; | |
308 | ||
24859b68 AZ |
309 | switch (offset) { |
310 | case MP_ETH_SMIR: | |
311 | s->smir = value; | |
312 | break; | |
313 | ||
314 | case MP_ETH_PCXR: | |
315 | s->vlan_header = ((value >> MP_ETH_PCXR_2BSM_BIT) & 1) * 2; | |
316 | break; | |
317 | ||
318 | case MP_ETH_SDCMR: | |
49fedd0d | 319 | if (value & MP_ETH_CMD_TXHI) { |
24859b68 | 320 | eth_send(s, 1); |
49fedd0d JK |
321 | } |
322 | if (value & MP_ETH_CMD_TXLO) { | |
24859b68 | 323 | eth_send(s, 0); |
49fedd0d JK |
324 | } |
325 | if (value & (MP_ETH_CMD_TXHI | MP_ETH_CMD_TXLO) && s->icr & s->imr) { | |
24859b68 | 326 | qemu_irq_raise(s->irq); |
49fedd0d | 327 | } |
24859b68 AZ |
328 | break; |
329 | ||
330 | case MP_ETH_ICR: | |
331 | s->icr &= value; | |
332 | break; | |
333 | ||
334 | case MP_ETH_IMR: | |
335 | s->imr = value; | |
49fedd0d | 336 | if (s->icr & s->imr) { |
24859b68 | 337 | qemu_irq_raise(s->irq); |
49fedd0d | 338 | } |
24859b68 AZ |
339 | break; |
340 | ||
341 | case MP_ETH_FRDP0 ... MP_ETH_FRDP3: | |
930c8682 | 342 | s->frx_queue[(offset - MP_ETH_FRDP0)/4] = value; |
24859b68 AZ |
343 | break; |
344 | ||
345 | case MP_ETH_CRDP0 ... MP_ETH_CRDP3: | |
346 | s->rx_queue[(offset - MP_ETH_CRDP0)/4] = | |
930c8682 | 347 | s->cur_rx[(offset - MP_ETH_CRDP0)/4] = value; |
24859b68 AZ |
348 | break; |
349 | ||
350 | case MP_ETH_CTDP0 ... MP_ETH_CTDP3: | |
930c8682 | 351 | s->tx_queue[(offset - MP_ETH_CTDP0)/4] = value; |
24859b68 AZ |
352 | break; |
353 | } | |
354 | } | |
355 | ||
d60efc6b | 356 | static CPUReadMemoryFunc * const mv88w8618_eth_readfn[] = { |
24859b68 AZ |
357 | mv88w8618_eth_read, |
358 | mv88w8618_eth_read, | |
359 | mv88w8618_eth_read | |
360 | }; | |
361 | ||
d60efc6b | 362 | static CPUWriteMemoryFunc * const mv88w8618_eth_writefn[] = { |
24859b68 AZ |
363 | mv88w8618_eth_write, |
364 | mv88w8618_eth_write, | |
365 | mv88w8618_eth_write | |
366 | }; | |
367 | ||
b946a153 AL |
368 | static void eth_cleanup(VLANClientState *vc) |
369 | { | |
370 | mv88w8618_eth_state *s = vc->opaque; | |
371 | ||
4c91cd28 | 372 | s->vc = NULL; |
b946a153 AL |
373 | } |
374 | ||
81a322d4 | 375 | static int mv88w8618_eth_init(SysBusDevice *dev) |
24859b68 | 376 | { |
b47b50fa | 377 | mv88w8618_eth_state *s = FROM_SYSBUS(mv88w8618_eth_state, dev); |
0ae18cee | 378 | |
b47b50fa | 379 | sysbus_init_irq(dev, &s->irq); |
4c91cd28 GH |
380 | s->vc = qemu_new_vlan_client(NET_CLIENT_TYPE_NIC, |
381 | s->conf.vlan, s->conf.peer, | |
382 | dev->qdev.info->name, dev->qdev.id, | |
463af534 | 383 | eth_can_receive, eth_receive, NULL, |
4c91cd28 | 384 | NULL, eth_cleanup, s); |
1eed09cb | 385 | s->mmio_index = cpu_register_io_memory(mv88w8618_eth_readfn, |
b946a153 | 386 | mv88w8618_eth_writefn, s); |
b47b50fa | 387 | sysbus_init_mmio(dev, MP_ETH_SIZE, s->mmio_index); |
81a322d4 | 388 | return 0; |
24859b68 AZ |
389 | } |
390 | ||
d5b61ddd JK |
391 | static const VMStateDescription mv88w8618_eth_vmsd = { |
392 | .name = "mv88w8618_eth", | |
393 | .version_id = 1, | |
394 | .minimum_version_id = 1, | |
395 | .minimum_version_id_old = 1, | |
396 | .fields = (VMStateField[]) { | |
397 | VMSTATE_UINT32(smir, mv88w8618_eth_state), | |
398 | VMSTATE_UINT32(icr, mv88w8618_eth_state), | |
399 | VMSTATE_UINT32(imr, mv88w8618_eth_state), | |
400 | VMSTATE_UINT32(vlan_header, mv88w8618_eth_state), | |
401 | VMSTATE_UINT32_ARRAY(tx_queue, mv88w8618_eth_state, 2), | |
402 | VMSTATE_UINT32_ARRAY(rx_queue, mv88w8618_eth_state, 4), | |
403 | VMSTATE_UINT32_ARRAY(frx_queue, mv88w8618_eth_state, 4), | |
404 | VMSTATE_UINT32_ARRAY(cur_rx, mv88w8618_eth_state, 4), | |
405 | VMSTATE_END_OF_LIST() | |
406 | } | |
407 | }; | |
408 | ||
409 | static SysBusDeviceInfo mv88w8618_eth_info = { | |
410 | .init = mv88w8618_eth_init, | |
411 | .qdev.name = "mv88w8618_eth", | |
412 | .qdev.size = sizeof(mv88w8618_eth_state), | |
413 | .qdev.vmsd = &mv88w8618_eth_vmsd, | |
4c91cd28 GH |
414 | .qdev.props = (Property[]) { |
415 | DEFINE_NIC_PROPERTIES(mv88w8618_eth_state, conf), | |
416 | DEFINE_PROP_END_OF_LIST(), | |
417 | }, | |
d5b61ddd JK |
418 | }; |
419 | ||
24859b68 AZ |
420 | /* LCD register offsets */ |
421 | #define MP_LCD_IRQCTRL 0x180 | |
422 | #define MP_LCD_IRQSTAT 0x184 | |
423 | #define MP_LCD_SPICTRL 0x1ac | |
424 | #define MP_LCD_INST 0x1bc | |
425 | #define MP_LCD_DATA 0x1c0 | |
426 | ||
427 | /* Mode magics */ | |
428 | #define MP_LCD_SPI_DATA 0x00100011 | |
429 | #define MP_LCD_SPI_CMD 0x00104011 | |
430 | #define MP_LCD_SPI_INVALID 0x00000000 | |
431 | ||
432 | /* Commmands */ | |
433 | #define MP_LCD_INST_SETPAGE0 0xB0 | |
434 | /* ... */ | |
435 | #define MP_LCD_INST_SETPAGE7 0xB7 | |
436 | ||
437 | #define MP_LCD_TEXTCOLOR 0xe0e0ff /* RRGGBB */ | |
438 | ||
439 | typedef struct musicpal_lcd_state { | |
b47b50fa | 440 | SysBusDevice busdev; |
343ec8e4 | 441 | uint32_t brightness; |
24859b68 AZ |
442 | uint32_t mode; |
443 | uint32_t irqctrl; | |
d5b61ddd JK |
444 | uint32_t page; |
445 | uint32_t page_off; | |
24859b68 AZ |
446 | DisplayState *ds; |
447 | uint8_t video_ram[128*64/8]; | |
448 | } musicpal_lcd_state; | |
449 | ||
343ec8e4 | 450 | static uint8_t scale_lcd_color(musicpal_lcd_state *s, uint8_t col) |
24859b68 | 451 | { |
343ec8e4 BC |
452 | switch (s->brightness) { |
453 | case 7: | |
454 | return col; | |
455 | case 0: | |
24859b68 | 456 | return 0; |
24859b68 | 457 | default: |
343ec8e4 | 458 | return (col * s->brightness) / 7; |
24859b68 AZ |
459 | } |
460 | } | |
461 | ||
0266f2c7 AZ |
462 | #define SET_LCD_PIXEL(depth, type) \ |
463 | static inline void glue(set_lcd_pixel, depth) \ | |
464 | (musicpal_lcd_state *s, int x, int y, type col) \ | |
465 | { \ | |
466 | int dx, dy; \ | |
0e1f5a0c | 467 | type *pixel = &((type *) ds_get_data(s->ds))[(y * 128 * 3 + x) * 3]; \ |
0266f2c7 AZ |
468 | \ |
469 | for (dy = 0; dy < 3; dy++, pixel += 127 * 3) \ | |
470 | for (dx = 0; dx < 3; dx++, pixel++) \ | |
471 | *pixel = col; \ | |
24859b68 | 472 | } |
0266f2c7 AZ |
473 | SET_LCD_PIXEL(8, uint8_t) |
474 | SET_LCD_PIXEL(16, uint16_t) | |
475 | SET_LCD_PIXEL(32, uint32_t) | |
476 | ||
477 | #include "pixel_ops.h" | |
24859b68 AZ |
478 | |
479 | static void lcd_refresh(void *opaque) | |
480 | { | |
481 | musicpal_lcd_state *s = opaque; | |
0266f2c7 | 482 | int x, y, col; |
24859b68 | 483 | |
0e1f5a0c | 484 | switch (ds_get_bits_per_pixel(s->ds)) { |
0266f2c7 AZ |
485 | case 0: |
486 | return; | |
487 | #define LCD_REFRESH(depth, func) \ | |
488 | case depth: \ | |
343ec8e4 BC |
489 | col = func(scale_lcd_color(s, (MP_LCD_TEXTCOLOR >> 16) & 0xff), \ |
490 | scale_lcd_color(s, (MP_LCD_TEXTCOLOR >> 8) & 0xff), \ | |
491 | scale_lcd_color(s, MP_LCD_TEXTCOLOR & 0xff)); \ | |
49fedd0d JK |
492 | for (x = 0; x < 128; x++) { \ |
493 | for (y = 0; y < 64; y++) { \ | |
494 | if (s->video_ram[x + (y/8)*128] & (1 << (y % 8))) { \ | |
0266f2c7 | 495 | glue(set_lcd_pixel, depth)(s, x, y, col); \ |
49fedd0d | 496 | } else { \ |
0266f2c7 | 497 | glue(set_lcd_pixel, depth)(s, x, y, 0); \ |
49fedd0d JK |
498 | } \ |
499 | } \ | |
500 | } \ | |
0266f2c7 AZ |
501 | break; |
502 | LCD_REFRESH(8, rgb_to_pixel8) | |
503 | LCD_REFRESH(16, rgb_to_pixel16) | |
bf9b48af AL |
504 | LCD_REFRESH(32, (is_surface_bgr(s->ds->surface) ? |
505 | rgb_to_pixel32bgr : rgb_to_pixel32)) | |
0266f2c7 | 506 | default: |
2ac71179 | 507 | hw_error("unsupported colour depth %i\n", |
0e1f5a0c | 508 | ds_get_bits_per_pixel(s->ds)); |
0266f2c7 | 509 | } |
24859b68 AZ |
510 | |
511 | dpy_update(s->ds, 0, 0, 128*3, 64*3); | |
512 | } | |
513 | ||
167bc3d2 AZ |
514 | static void lcd_invalidate(void *opaque) |
515 | { | |
167bc3d2 AZ |
516 | } |
517 | ||
343ec8e4 BC |
518 | static void musicpal_lcd_gpio_brigthness_in(void *opaque, int irq, int level) |
519 | { | |
243cd13c | 520 | musicpal_lcd_state *s = opaque; |
343ec8e4 BC |
521 | s->brightness &= ~(1 << irq); |
522 | s->brightness |= level << irq; | |
523 | } | |
524 | ||
c227f099 | 525 | static uint32_t musicpal_lcd_read(void *opaque, target_phys_addr_t offset) |
24859b68 AZ |
526 | { |
527 | musicpal_lcd_state *s = opaque; | |
528 | ||
24859b68 AZ |
529 | switch (offset) { |
530 | case MP_LCD_IRQCTRL: | |
531 | return s->irqctrl; | |
532 | ||
533 | default: | |
534 | return 0; | |
535 | } | |
536 | } | |
537 | ||
c227f099 | 538 | static void musicpal_lcd_write(void *opaque, target_phys_addr_t offset, |
24859b68 AZ |
539 | uint32_t value) |
540 | { | |
541 | musicpal_lcd_state *s = opaque; | |
542 | ||
24859b68 AZ |
543 | switch (offset) { |
544 | case MP_LCD_IRQCTRL: | |
545 | s->irqctrl = value; | |
546 | break; | |
547 | ||
548 | case MP_LCD_SPICTRL: | |
49fedd0d | 549 | if (value == MP_LCD_SPI_DATA || value == MP_LCD_SPI_CMD) { |
24859b68 | 550 | s->mode = value; |
49fedd0d | 551 | } else { |
24859b68 | 552 | s->mode = MP_LCD_SPI_INVALID; |
49fedd0d | 553 | } |
24859b68 AZ |
554 | break; |
555 | ||
556 | case MP_LCD_INST: | |
557 | if (value >= MP_LCD_INST_SETPAGE0 && value <= MP_LCD_INST_SETPAGE7) { | |
558 | s->page = value - MP_LCD_INST_SETPAGE0; | |
559 | s->page_off = 0; | |
560 | } | |
561 | break; | |
562 | ||
563 | case MP_LCD_DATA: | |
564 | if (s->mode == MP_LCD_SPI_CMD) { | |
565 | if (value >= MP_LCD_INST_SETPAGE0 && | |
566 | value <= MP_LCD_INST_SETPAGE7) { | |
567 | s->page = value - MP_LCD_INST_SETPAGE0; | |
568 | s->page_off = 0; | |
569 | } | |
570 | } else if (s->mode == MP_LCD_SPI_DATA) { | |
571 | s->video_ram[s->page*128 + s->page_off] = value; | |
572 | s->page_off = (s->page_off + 1) & 127; | |
573 | } | |
574 | break; | |
575 | } | |
576 | } | |
577 | ||
d60efc6b | 578 | static CPUReadMemoryFunc * const musicpal_lcd_readfn[] = { |
24859b68 AZ |
579 | musicpal_lcd_read, |
580 | musicpal_lcd_read, | |
581 | musicpal_lcd_read | |
582 | }; | |
583 | ||
d60efc6b | 584 | static CPUWriteMemoryFunc * const musicpal_lcd_writefn[] = { |
24859b68 AZ |
585 | musicpal_lcd_write, |
586 | musicpal_lcd_write, | |
587 | musicpal_lcd_write | |
588 | }; | |
589 | ||
81a322d4 | 590 | static int musicpal_lcd_init(SysBusDevice *dev) |
24859b68 | 591 | { |
b47b50fa | 592 | musicpal_lcd_state *s = FROM_SYSBUS(musicpal_lcd_state, dev); |
24859b68 AZ |
593 | int iomemtype; |
594 | ||
343ec8e4 BC |
595 | s->brightness = 7; |
596 | ||
1eed09cb | 597 | iomemtype = cpu_register_io_memory(musicpal_lcd_readfn, |
24859b68 | 598 | musicpal_lcd_writefn, s); |
b47b50fa | 599 | sysbus_init_mmio(dev, MP_LCD_SIZE, iomemtype); |
24859b68 | 600 | |
3023f332 AL |
601 | s->ds = graphic_console_init(lcd_refresh, lcd_invalidate, |
602 | NULL, NULL, s); | |
603 | qemu_console_resize(s->ds, 128*3, 64*3); | |
343ec8e4 BC |
604 | |
605 | qdev_init_gpio_in(&dev->qdev, musicpal_lcd_gpio_brigthness_in, 3); | |
81a322d4 GH |
606 | |
607 | return 0; | |
24859b68 AZ |
608 | } |
609 | ||
d5b61ddd JK |
610 | static const VMStateDescription musicpal_lcd_vmsd = { |
611 | .name = "musicpal_lcd", | |
612 | .version_id = 1, | |
613 | .minimum_version_id = 1, | |
614 | .minimum_version_id_old = 1, | |
615 | .fields = (VMStateField[]) { | |
616 | VMSTATE_UINT32(brightness, musicpal_lcd_state), | |
617 | VMSTATE_UINT32(mode, musicpal_lcd_state), | |
618 | VMSTATE_UINT32(irqctrl, musicpal_lcd_state), | |
619 | VMSTATE_UINT32(page, musicpal_lcd_state), | |
620 | VMSTATE_UINT32(page_off, musicpal_lcd_state), | |
621 | VMSTATE_BUFFER(video_ram, musicpal_lcd_state), | |
622 | VMSTATE_END_OF_LIST() | |
623 | } | |
624 | }; | |
625 | ||
626 | static SysBusDeviceInfo musicpal_lcd_info = { | |
627 | .init = musicpal_lcd_init, | |
628 | .qdev.name = "musicpal_lcd", | |
629 | .qdev.size = sizeof(musicpal_lcd_state), | |
630 | .qdev.vmsd = &musicpal_lcd_vmsd, | |
631 | }; | |
632 | ||
24859b68 AZ |
633 | /* PIC register offsets */ |
634 | #define MP_PIC_STATUS 0x00 | |
635 | #define MP_PIC_ENABLE_SET 0x08 | |
636 | #define MP_PIC_ENABLE_CLR 0x0C | |
637 | ||
638 | typedef struct mv88w8618_pic_state | |
639 | { | |
b47b50fa | 640 | SysBusDevice busdev; |
24859b68 AZ |
641 | uint32_t level; |
642 | uint32_t enabled; | |
643 | qemu_irq parent_irq; | |
644 | } mv88w8618_pic_state; | |
645 | ||
646 | static void mv88w8618_pic_update(mv88w8618_pic_state *s) | |
647 | { | |
648 | qemu_set_irq(s->parent_irq, (s->level & s->enabled)); | |
649 | } | |
650 | ||
651 | static void mv88w8618_pic_set_irq(void *opaque, int irq, int level) | |
652 | { | |
653 | mv88w8618_pic_state *s = opaque; | |
654 | ||
49fedd0d | 655 | if (level) { |
24859b68 | 656 | s->level |= 1 << irq; |
49fedd0d | 657 | } else { |
24859b68 | 658 | s->level &= ~(1 << irq); |
49fedd0d | 659 | } |
24859b68 AZ |
660 | mv88w8618_pic_update(s); |
661 | } | |
662 | ||
c227f099 | 663 | static uint32_t mv88w8618_pic_read(void *opaque, target_phys_addr_t offset) |
24859b68 AZ |
664 | { |
665 | mv88w8618_pic_state *s = opaque; | |
666 | ||
24859b68 AZ |
667 | switch (offset) { |
668 | case MP_PIC_STATUS: | |
669 | return s->level & s->enabled; | |
670 | ||
671 | default: | |
672 | return 0; | |
673 | } | |
674 | } | |
675 | ||
c227f099 | 676 | static void mv88w8618_pic_write(void *opaque, target_phys_addr_t offset, |
24859b68 AZ |
677 | uint32_t value) |
678 | { | |
679 | mv88w8618_pic_state *s = opaque; | |
680 | ||
24859b68 AZ |
681 | switch (offset) { |
682 | case MP_PIC_ENABLE_SET: | |
683 | s->enabled |= value; | |
684 | break; | |
685 | ||
686 | case MP_PIC_ENABLE_CLR: | |
687 | s->enabled &= ~value; | |
688 | s->level &= ~value; | |
689 | break; | |
690 | } | |
691 | mv88w8618_pic_update(s); | |
692 | } | |
693 | ||
d5b61ddd | 694 | static void mv88w8618_pic_reset(DeviceState *d) |
24859b68 | 695 | { |
d5b61ddd JK |
696 | mv88w8618_pic_state *s = FROM_SYSBUS(mv88w8618_pic_state, |
697 | sysbus_from_qdev(d)); | |
24859b68 AZ |
698 | |
699 | s->level = 0; | |
700 | s->enabled = 0; | |
701 | } | |
702 | ||
d60efc6b | 703 | static CPUReadMemoryFunc * const mv88w8618_pic_readfn[] = { |
24859b68 AZ |
704 | mv88w8618_pic_read, |
705 | mv88w8618_pic_read, | |
706 | mv88w8618_pic_read | |
707 | }; | |
708 | ||
d60efc6b | 709 | static CPUWriteMemoryFunc * const mv88w8618_pic_writefn[] = { |
24859b68 AZ |
710 | mv88w8618_pic_write, |
711 | mv88w8618_pic_write, | |
712 | mv88w8618_pic_write | |
713 | }; | |
714 | ||
81a322d4 | 715 | static int mv88w8618_pic_init(SysBusDevice *dev) |
24859b68 | 716 | { |
b47b50fa | 717 | mv88w8618_pic_state *s = FROM_SYSBUS(mv88w8618_pic_state, dev); |
24859b68 | 718 | int iomemtype; |
24859b68 | 719 | |
067a3ddc | 720 | qdev_init_gpio_in(&dev->qdev, mv88w8618_pic_set_irq, 32); |
b47b50fa | 721 | sysbus_init_irq(dev, &s->parent_irq); |
1eed09cb | 722 | iomemtype = cpu_register_io_memory(mv88w8618_pic_readfn, |
24859b68 | 723 | mv88w8618_pic_writefn, s); |
b47b50fa | 724 | sysbus_init_mmio(dev, MP_PIC_SIZE, iomemtype); |
81a322d4 | 725 | return 0; |
24859b68 AZ |
726 | } |
727 | ||
d5b61ddd JK |
728 | static const VMStateDescription mv88w8618_pic_vmsd = { |
729 | .name = "mv88w8618_pic", | |
730 | .version_id = 1, | |
731 | .minimum_version_id = 1, | |
732 | .minimum_version_id_old = 1, | |
733 | .fields = (VMStateField[]) { | |
734 | VMSTATE_UINT32(level, mv88w8618_pic_state), | |
735 | VMSTATE_UINT32(enabled, mv88w8618_pic_state), | |
736 | VMSTATE_END_OF_LIST() | |
737 | } | |
738 | }; | |
739 | ||
740 | static SysBusDeviceInfo mv88w8618_pic_info = { | |
741 | .init = mv88w8618_pic_init, | |
742 | .qdev.name = "mv88w8618_pic", | |
743 | .qdev.size = sizeof(mv88w8618_pic_state), | |
744 | .qdev.reset = mv88w8618_pic_reset, | |
745 | .qdev.vmsd = &mv88w8618_pic_vmsd, | |
746 | }; | |
747 | ||
24859b68 AZ |
748 | /* PIT register offsets */ |
749 | #define MP_PIT_TIMER1_LENGTH 0x00 | |
750 | /* ... */ | |
751 | #define MP_PIT_TIMER4_LENGTH 0x0C | |
752 | #define MP_PIT_CONTROL 0x10 | |
753 | #define MP_PIT_TIMER1_VALUE 0x14 | |
754 | /* ... */ | |
755 | #define MP_PIT_TIMER4_VALUE 0x20 | |
756 | #define MP_BOARD_RESET 0x34 | |
757 | ||
758 | /* Magic board reset value (probably some watchdog behind it) */ | |
759 | #define MP_BOARD_RESET_MAGIC 0x10000 | |
760 | ||
761 | typedef struct mv88w8618_timer_state { | |
b47b50fa | 762 | ptimer_state *ptimer; |
24859b68 AZ |
763 | uint32_t limit; |
764 | int freq; | |
765 | qemu_irq irq; | |
766 | } mv88w8618_timer_state; | |
767 | ||
768 | typedef struct mv88w8618_pit_state { | |
b47b50fa PB |
769 | SysBusDevice busdev; |
770 | mv88w8618_timer_state timer[4]; | |
24859b68 AZ |
771 | } mv88w8618_pit_state; |
772 | ||
773 | static void mv88w8618_timer_tick(void *opaque) | |
774 | { | |
775 | mv88w8618_timer_state *s = opaque; | |
776 | ||
777 | qemu_irq_raise(s->irq); | |
778 | } | |
779 | ||
b47b50fa PB |
780 | static void mv88w8618_timer_init(SysBusDevice *dev, mv88w8618_timer_state *s, |
781 | uint32_t freq) | |
24859b68 | 782 | { |
24859b68 AZ |
783 | QEMUBH *bh; |
784 | ||
b47b50fa | 785 | sysbus_init_irq(dev, &s->irq); |
24859b68 AZ |
786 | s->freq = freq; |
787 | ||
788 | bh = qemu_bh_new(mv88w8618_timer_tick, s); | |
b47b50fa | 789 | s->ptimer = ptimer_init(bh); |
24859b68 AZ |
790 | } |
791 | ||
c227f099 | 792 | static uint32_t mv88w8618_pit_read(void *opaque, target_phys_addr_t offset) |
24859b68 AZ |
793 | { |
794 | mv88w8618_pit_state *s = opaque; | |
795 | mv88w8618_timer_state *t; | |
796 | ||
24859b68 AZ |
797 | switch (offset) { |
798 | case MP_PIT_TIMER1_VALUE ... MP_PIT_TIMER4_VALUE: | |
b47b50fa PB |
799 | t = &s->timer[(offset-MP_PIT_TIMER1_VALUE) >> 2]; |
800 | return ptimer_get_count(t->ptimer); | |
24859b68 AZ |
801 | |
802 | default: | |
803 | return 0; | |
804 | } | |
805 | } | |
806 | ||
c227f099 | 807 | static void mv88w8618_pit_write(void *opaque, target_phys_addr_t offset, |
24859b68 AZ |
808 | uint32_t value) |
809 | { | |
810 | mv88w8618_pit_state *s = opaque; | |
811 | mv88w8618_timer_state *t; | |
812 | int i; | |
813 | ||
24859b68 AZ |
814 | switch (offset) { |
815 | case MP_PIT_TIMER1_LENGTH ... MP_PIT_TIMER4_LENGTH: | |
b47b50fa | 816 | t = &s->timer[offset >> 2]; |
24859b68 | 817 | t->limit = value; |
c88d6bde JK |
818 | if (t->limit > 0) { |
819 | ptimer_set_limit(t->ptimer, t->limit, 1); | |
820 | } else { | |
821 | ptimer_stop(t->ptimer); | |
822 | } | |
24859b68 AZ |
823 | break; |
824 | ||
825 | case MP_PIT_CONTROL: | |
826 | for (i = 0; i < 4; i++) { | |
c88d6bde JK |
827 | t = &s->timer[i]; |
828 | if (value & 0xf && t->limit > 0) { | |
b47b50fa PB |
829 | ptimer_set_limit(t->ptimer, t->limit, 0); |
830 | ptimer_set_freq(t->ptimer, t->freq); | |
831 | ptimer_run(t->ptimer, 0); | |
c88d6bde JK |
832 | } else { |
833 | ptimer_stop(t->ptimer); | |
24859b68 AZ |
834 | } |
835 | value >>= 4; | |
836 | } | |
837 | break; | |
838 | ||
839 | case MP_BOARD_RESET: | |
49fedd0d | 840 | if (value == MP_BOARD_RESET_MAGIC) { |
24859b68 | 841 | qemu_system_reset_request(); |
49fedd0d | 842 | } |
24859b68 AZ |
843 | break; |
844 | } | |
845 | } | |
846 | ||
d5b61ddd | 847 | static void mv88w8618_pit_reset(DeviceState *d) |
c88d6bde | 848 | { |
d5b61ddd JK |
849 | mv88w8618_pit_state *s = FROM_SYSBUS(mv88w8618_pit_state, |
850 | sysbus_from_qdev(d)); | |
c88d6bde JK |
851 | int i; |
852 | ||
853 | for (i = 0; i < 4; i++) { | |
854 | ptimer_stop(s->timer[i].ptimer); | |
855 | s->timer[i].limit = 0; | |
856 | } | |
857 | } | |
858 | ||
d60efc6b | 859 | static CPUReadMemoryFunc * const mv88w8618_pit_readfn[] = { |
24859b68 AZ |
860 | mv88w8618_pit_read, |
861 | mv88w8618_pit_read, | |
862 | mv88w8618_pit_read | |
863 | }; | |
864 | ||
d60efc6b | 865 | static CPUWriteMemoryFunc * const mv88w8618_pit_writefn[] = { |
24859b68 AZ |
866 | mv88w8618_pit_write, |
867 | mv88w8618_pit_write, | |
868 | mv88w8618_pit_write | |
869 | }; | |
870 | ||
81a322d4 | 871 | static int mv88w8618_pit_init(SysBusDevice *dev) |
24859b68 AZ |
872 | { |
873 | int iomemtype; | |
b47b50fa PB |
874 | mv88w8618_pit_state *s = FROM_SYSBUS(mv88w8618_pit_state, dev); |
875 | int i; | |
24859b68 | 876 | |
24859b68 AZ |
877 | /* Letting them all run at 1 MHz is likely just a pragmatic |
878 | * simplification. */ | |
b47b50fa PB |
879 | for (i = 0; i < 4; i++) { |
880 | mv88w8618_timer_init(dev, &s->timer[i], 1000000); | |
881 | } | |
24859b68 | 882 | |
1eed09cb | 883 | iomemtype = cpu_register_io_memory(mv88w8618_pit_readfn, |
24859b68 | 884 | mv88w8618_pit_writefn, s); |
b47b50fa | 885 | sysbus_init_mmio(dev, MP_PIT_SIZE, iomemtype); |
81a322d4 | 886 | return 0; |
24859b68 AZ |
887 | } |
888 | ||
d5b61ddd JK |
889 | static const VMStateDescription mv88w8618_timer_vmsd = { |
890 | .name = "timer", | |
891 | .version_id = 1, | |
892 | .minimum_version_id = 1, | |
893 | .minimum_version_id_old = 1, | |
894 | .fields = (VMStateField[]) { | |
895 | VMSTATE_PTIMER(ptimer, mv88w8618_timer_state), | |
896 | VMSTATE_UINT32(limit, mv88w8618_timer_state), | |
897 | VMSTATE_END_OF_LIST() | |
898 | } | |
899 | }; | |
900 | ||
901 | static const VMStateDescription mv88w8618_pit_vmsd = { | |
902 | .name = "mv88w8618_pit", | |
903 | .version_id = 1, | |
904 | .minimum_version_id = 1, | |
905 | .minimum_version_id_old = 1, | |
906 | .fields = (VMStateField[]) { | |
907 | VMSTATE_STRUCT_ARRAY(timer, mv88w8618_pit_state, 4, 1, | |
908 | mv88w8618_timer_vmsd, mv88w8618_timer_state), | |
909 | VMSTATE_END_OF_LIST() | |
910 | } | |
911 | }; | |
912 | ||
c88d6bde JK |
913 | static SysBusDeviceInfo mv88w8618_pit_info = { |
914 | .init = mv88w8618_pit_init, | |
915 | .qdev.name = "mv88w8618_pit", | |
916 | .qdev.size = sizeof(mv88w8618_pit_state), | |
917 | .qdev.reset = mv88w8618_pit_reset, | |
d5b61ddd | 918 | .qdev.vmsd = &mv88w8618_pit_vmsd, |
c88d6bde JK |
919 | }; |
920 | ||
24859b68 AZ |
921 | /* Flash config register offsets */ |
922 | #define MP_FLASHCFG_CFGR0 0x04 | |
923 | ||
924 | typedef struct mv88w8618_flashcfg_state { | |
b47b50fa | 925 | SysBusDevice busdev; |
24859b68 AZ |
926 | uint32_t cfgr0; |
927 | } mv88w8618_flashcfg_state; | |
928 | ||
929 | static uint32_t mv88w8618_flashcfg_read(void *opaque, | |
c227f099 | 930 | target_phys_addr_t offset) |
24859b68 AZ |
931 | { |
932 | mv88w8618_flashcfg_state *s = opaque; | |
933 | ||
24859b68 AZ |
934 | switch (offset) { |
935 | case MP_FLASHCFG_CFGR0: | |
936 | return s->cfgr0; | |
937 | ||
938 | default: | |
939 | return 0; | |
940 | } | |
941 | } | |
942 | ||
c227f099 | 943 | static void mv88w8618_flashcfg_write(void *opaque, target_phys_addr_t offset, |
24859b68 AZ |
944 | uint32_t value) |
945 | { | |
946 | mv88w8618_flashcfg_state *s = opaque; | |
947 | ||
24859b68 AZ |
948 | switch (offset) { |
949 | case MP_FLASHCFG_CFGR0: | |
950 | s->cfgr0 = value; | |
951 | break; | |
952 | } | |
953 | } | |
954 | ||
d60efc6b | 955 | static CPUReadMemoryFunc * const mv88w8618_flashcfg_readfn[] = { |
24859b68 AZ |
956 | mv88w8618_flashcfg_read, |
957 | mv88w8618_flashcfg_read, | |
958 | mv88w8618_flashcfg_read | |
959 | }; | |
960 | ||
d60efc6b | 961 | static CPUWriteMemoryFunc * const mv88w8618_flashcfg_writefn[] = { |
24859b68 AZ |
962 | mv88w8618_flashcfg_write, |
963 | mv88w8618_flashcfg_write, | |
964 | mv88w8618_flashcfg_write | |
965 | }; | |
966 | ||
81a322d4 | 967 | static int mv88w8618_flashcfg_init(SysBusDevice *dev) |
24859b68 AZ |
968 | { |
969 | int iomemtype; | |
b47b50fa | 970 | mv88w8618_flashcfg_state *s = FROM_SYSBUS(mv88w8618_flashcfg_state, dev); |
24859b68 | 971 | |
24859b68 | 972 | s->cfgr0 = 0xfffe4285; /* Default as set by U-Boot for 8 MB flash */ |
1eed09cb | 973 | iomemtype = cpu_register_io_memory(mv88w8618_flashcfg_readfn, |
49fedd0d | 974 | mv88w8618_flashcfg_writefn, s); |
b47b50fa | 975 | sysbus_init_mmio(dev, MP_FLASHCFG_SIZE, iomemtype); |
81a322d4 | 976 | return 0; |
24859b68 AZ |
977 | } |
978 | ||
d5b61ddd JK |
979 | static const VMStateDescription mv88w8618_flashcfg_vmsd = { |
980 | .name = "mv88w8618_flashcfg", | |
981 | .version_id = 1, | |
982 | .minimum_version_id = 1, | |
983 | .minimum_version_id_old = 1, | |
984 | .fields = (VMStateField[]) { | |
985 | VMSTATE_UINT32(cfgr0, mv88w8618_flashcfg_state), | |
986 | VMSTATE_END_OF_LIST() | |
987 | } | |
988 | }; | |
989 | ||
990 | static SysBusDeviceInfo mv88w8618_flashcfg_info = { | |
991 | .init = mv88w8618_flashcfg_init, | |
992 | .qdev.name = "mv88w8618_flashcfg", | |
993 | .qdev.size = sizeof(mv88w8618_flashcfg_state), | |
994 | .qdev.vmsd = &mv88w8618_flashcfg_vmsd, | |
995 | }; | |
996 | ||
718ec0be | 997 | /* Misc register offsets */ |
998 | #define MP_MISC_BOARD_REVISION 0x18 | |
999 | ||
1000 | #define MP_BOARD_REVISION 0x31 | |
1001 | ||
c227f099 | 1002 | static uint32_t musicpal_misc_read(void *opaque, target_phys_addr_t offset) |
718ec0be | 1003 | { |
1004 | switch (offset) { | |
1005 | case MP_MISC_BOARD_REVISION: | |
1006 | return MP_BOARD_REVISION; | |
1007 | ||
1008 | default: | |
1009 | return 0; | |
1010 | } | |
1011 | } | |
1012 | ||
c227f099 | 1013 | static void musicpal_misc_write(void *opaque, target_phys_addr_t offset, |
718ec0be | 1014 | uint32_t value) |
1015 | { | |
1016 | } | |
1017 | ||
d60efc6b | 1018 | static CPUReadMemoryFunc * const musicpal_misc_readfn[] = { |
718ec0be | 1019 | musicpal_misc_read, |
1020 | musicpal_misc_read, | |
1021 | musicpal_misc_read, | |
1022 | }; | |
1023 | ||
d60efc6b | 1024 | static CPUWriteMemoryFunc * const musicpal_misc_writefn[] = { |
718ec0be | 1025 | musicpal_misc_write, |
1026 | musicpal_misc_write, | |
1027 | musicpal_misc_write, | |
1028 | }; | |
1029 | ||
1030 | static void musicpal_misc_init(void) | |
1031 | { | |
1032 | int iomemtype; | |
1033 | ||
1eed09cb | 1034 | iomemtype = cpu_register_io_memory(musicpal_misc_readfn, |
718ec0be | 1035 | musicpal_misc_writefn, NULL); |
1036 | cpu_register_physical_memory(MP_MISC_BASE, MP_MISC_SIZE, iomemtype); | |
1037 | } | |
1038 | ||
1039 | /* WLAN register offsets */ | |
1040 | #define MP_WLAN_MAGIC1 0x11c | |
1041 | #define MP_WLAN_MAGIC2 0x124 | |
1042 | ||
c227f099 | 1043 | static uint32_t mv88w8618_wlan_read(void *opaque, target_phys_addr_t offset) |
718ec0be | 1044 | { |
1045 | switch (offset) { | |
1046 | /* Workaround to allow loading the binary-only wlandrv.ko crap | |
1047 | * from the original Freecom firmware. */ | |
1048 | case MP_WLAN_MAGIC1: | |
1049 | return ~3; | |
1050 | case MP_WLAN_MAGIC2: | |
1051 | return -1; | |
1052 | ||
1053 | default: | |
1054 | return 0; | |
1055 | } | |
1056 | } | |
1057 | ||
c227f099 | 1058 | static void mv88w8618_wlan_write(void *opaque, target_phys_addr_t offset, |
718ec0be | 1059 | uint32_t value) |
1060 | { | |
1061 | } | |
1062 | ||
d60efc6b | 1063 | static CPUReadMemoryFunc * const mv88w8618_wlan_readfn[] = { |
718ec0be | 1064 | mv88w8618_wlan_read, |
1065 | mv88w8618_wlan_read, | |
1066 | mv88w8618_wlan_read, | |
1067 | }; | |
1068 | ||
d60efc6b | 1069 | static CPUWriteMemoryFunc * const mv88w8618_wlan_writefn[] = { |
718ec0be | 1070 | mv88w8618_wlan_write, |
1071 | mv88w8618_wlan_write, | |
1072 | mv88w8618_wlan_write, | |
1073 | }; | |
1074 | ||
81a322d4 | 1075 | static int mv88w8618_wlan_init(SysBusDevice *dev) |
718ec0be | 1076 | { |
1077 | int iomemtype; | |
24859b68 | 1078 | |
1eed09cb | 1079 | iomemtype = cpu_register_io_memory(mv88w8618_wlan_readfn, |
718ec0be | 1080 | mv88w8618_wlan_writefn, NULL); |
b47b50fa | 1081 | sysbus_init_mmio(dev, MP_WLAN_SIZE, iomemtype); |
81a322d4 | 1082 | return 0; |
718ec0be | 1083 | } |
24859b68 | 1084 | |
718ec0be | 1085 | /* GPIO register offsets */ |
1086 | #define MP_GPIO_OE_LO 0x008 | |
1087 | #define MP_GPIO_OUT_LO 0x00c | |
1088 | #define MP_GPIO_IN_LO 0x010 | |
708afdf3 JK |
1089 | #define MP_GPIO_IER_LO 0x014 |
1090 | #define MP_GPIO_IMR_LO 0x018 | |
718ec0be | 1091 | #define MP_GPIO_ISR_LO 0x020 |
1092 | #define MP_GPIO_OE_HI 0x508 | |
1093 | #define MP_GPIO_OUT_HI 0x50c | |
1094 | #define MP_GPIO_IN_HI 0x510 | |
708afdf3 JK |
1095 | #define MP_GPIO_IER_HI 0x514 |
1096 | #define MP_GPIO_IMR_HI 0x518 | |
718ec0be | 1097 | #define MP_GPIO_ISR_HI 0x520 |
24859b68 AZ |
1098 | |
1099 | /* GPIO bits & masks */ | |
24859b68 | 1100 | #define MP_GPIO_LCD_BRIGHTNESS 0x00070000 |
24859b68 | 1101 | #define MP_GPIO_I2C_DATA_BIT 29 |
24859b68 AZ |
1102 | #define MP_GPIO_I2C_CLOCK_BIT 30 |
1103 | ||
1104 | /* LCD brightness bits in GPIO_OE_HI */ | |
1105 | #define MP_OE_LCD_BRIGHTNESS 0x0007 | |
1106 | ||
343ec8e4 BC |
1107 | typedef struct musicpal_gpio_state { |
1108 | SysBusDevice busdev; | |
1109 | uint32_t lcd_brightness; | |
1110 | uint32_t out_state; | |
1111 | uint32_t in_state; | |
708afdf3 JK |
1112 | uint32_t ier; |
1113 | uint32_t imr; | |
343ec8e4 | 1114 | uint32_t isr; |
343ec8e4 | 1115 | qemu_irq irq; |
708afdf3 | 1116 | qemu_irq out[5]; /* 3 brightness out + 2 lcd (data and clock ) */ |
343ec8e4 BC |
1117 | } musicpal_gpio_state; |
1118 | ||
1119 | static void musicpal_gpio_brightness_update(musicpal_gpio_state *s) { | |
1120 | int i; | |
1121 | uint32_t brightness; | |
1122 | ||
1123 | /* compute brightness ratio */ | |
1124 | switch (s->lcd_brightness) { | |
1125 | case 0x00000007: | |
1126 | brightness = 0; | |
1127 | break; | |
1128 | ||
1129 | case 0x00020000: | |
1130 | brightness = 1; | |
1131 | break; | |
1132 | ||
1133 | case 0x00020001: | |
1134 | brightness = 2; | |
1135 | break; | |
1136 | ||
1137 | case 0x00040000: | |
1138 | brightness = 3; | |
1139 | break; | |
1140 | ||
1141 | case 0x00010006: | |
1142 | brightness = 4; | |
1143 | break; | |
1144 | ||
1145 | case 0x00020005: | |
1146 | brightness = 5; | |
1147 | break; | |
1148 | ||
1149 | case 0x00040003: | |
1150 | brightness = 6; | |
1151 | break; | |
1152 | ||
1153 | case 0x00030004: | |
1154 | default: | |
1155 | brightness = 7; | |
1156 | } | |
1157 | ||
1158 | /* set lcd brightness GPIOs */ | |
49fedd0d | 1159 | for (i = 0; i <= 2; i++) { |
343ec8e4 | 1160 | qemu_set_irq(s->out[i], (brightness >> i) & 1); |
49fedd0d | 1161 | } |
343ec8e4 BC |
1162 | } |
1163 | ||
708afdf3 | 1164 | static void musicpal_gpio_pin_event(void *opaque, int pin, int level) |
343ec8e4 | 1165 | { |
243cd13c | 1166 | musicpal_gpio_state *s = opaque; |
708afdf3 JK |
1167 | uint32_t mask = 1 << pin; |
1168 | uint32_t delta = level << pin; | |
1169 | uint32_t old = s->in_state & mask; | |
343ec8e4 | 1170 | |
708afdf3 JK |
1171 | s->in_state &= ~mask; |
1172 | s->in_state |= delta; | |
343ec8e4 | 1173 | |
708afdf3 JK |
1174 | if ((old ^ delta) && |
1175 | ((level && (s->imr & mask)) || (!level && (s->ier & mask)))) { | |
1176 | s->isr = mask; | |
1177 | qemu_irq_raise(s->irq); | |
343ec8e4 | 1178 | } |
343ec8e4 BC |
1179 | } |
1180 | ||
c227f099 | 1181 | static uint32_t musicpal_gpio_read(void *opaque, target_phys_addr_t offset) |
24859b68 | 1182 | { |
243cd13c | 1183 | musicpal_gpio_state *s = opaque; |
343ec8e4 | 1184 | |
24859b68 | 1185 | switch (offset) { |
24859b68 | 1186 | case MP_GPIO_OE_HI: /* used for LCD brightness control */ |
343ec8e4 | 1187 | return s->lcd_brightness & MP_OE_LCD_BRIGHTNESS; |
24859b68 AZ |
1188 | |
1189 | case MP_GPIO_OUT_LO: | |
343ec8e4 | 1190 | return s->out_state & 0xFFFF; |
24859b68 | 1191 | case MP_GPIO_OUT_HI: |
343ec8e4 | 1192 | return s->out_state >> 16; |
24859b68 AZ |
1193 | |
1194 | case MP_GPIO_IN_LO: | |
343ec8e4 | 1195 | return s->in_state & 0xFFFF; |
24859b68 | 1196 | case MP_GPIO_IN_HI: |
343ec8e4 | 1197 | return s->in_state >> 16; |
24859b68 | 1198 | |
708afdf3 JK |
1199 | case MP_GPIO_IER_LO: |
1200 | return s->ier & 0xFFFF; | |
1201 | case MP_GPIO_IER_HI: | |
1202 | return s->ier >> 16; | |
1203 | ||
1204 | case MP_GPIO_IMR_LO: | |
1205 | return s->imr & 0xFFFF; | |
1206 | case MP_GPIO_IMR_HI: | |
1207 | return s->imr >> 16; | |
1208 | ||
24859b68 | 1209 | case MP_GPIO_ISR_LO: |
343ec8e4 | 1210 | return s->isr & 0xFFFF; |
24859b68 | 1211 | case MP_GPIO_ISR_HI: |
343ec8e4 | 1212 | return s->isr >> 16; |
24859b68 | 1213 | |
24859b68 AZ |
1214 | default: |
1215 | return 0; | |
1216 | } | |
1217 | } | |
1218 | ||
c227f099 | 1219 | static void musicpal_gpio_write(void *opaque, target_phys_addr_t offset, |
718ec0be | 1220 | uint32_t value) |
24859b68 | 1221 | { |
243cd13c | 1222 | musicpal_gpio_state *s = opaque; |
24859b68 AZ |
1223 | switch (offset) { |
1224 | case MP_GPIO_OE_HI: /* used for LCD brightness control */ | |
343ec8e4 | 1225 | s->lcd_brightness = (s->lcd_brightness & MP_GPIO_LCD_BRIGHTNESS) | |
24859b68 | 1226 | (value & MP_OE_LCD_BRIGHTNESS); |
343ec8e4 | 1227 | musicpal_gpio_brightness_update(s); |
24859b68 AZ |
1228 | break; |
1229 | ||
1230 | case MP_GPIO_OUT_LO: | |
343ec8e4 | 1231 | s->out_state = (s->out_state & 0xFFFF0000) | (value & 0xFFFF); |
24859b68 AZ |
1232 | break; |
1233 | case MP_GPIO_OUT_HI: | |
343ec8e4 BC |
1234 | s->out_state = (s->out_state & 0xFFFF) | (value << 16); |
1235 | s->lcd_brightness = (s->lcd_brightness & 0xFFFF) | | |
1236 | (s->out_state & MP_GPIO_LCD_BRIGHTNESS); | |
1237 | musicpal_gpio_brightness_update(s); | |
d074769c AZ |
1238 | qemu_set_irq(s->out[3], (s->out_state >> MP_GPIO_I2C_DATA_BIT) & 1); |
1239 | qemu_set_irq(s->out[4], (s->out_state >> MP_GPIO_I2C_CLOCK_BIT) & 1); | |
24859b68 AZ |
1240 | break; |
1241 | ||
708afdf3 JK |
1242 | case MP_GPIO_IER_LO: |
1243 | s->ier = (s->ier & 0xFFFF0000) | (value & 0xFFFF); | |
1244 | break; | |
1245 | case MP_GPIO_IER_HI: | |
1246 | s->ier = (s->ier & 0xFFFF) | (value << 16); | |
1247 | break; | |
1248 | ||
1249 | case MP_GPIO_IMR_LO: | |
1250 | s->imr = (s->imr & 0xFFFF0000) | (value & 0xFFFF); | |
1251 | break; | |
1252 | case MP_GPIO_IMR_HI: | |
1253 | s->imr = (s->imr & 0xFFFF) | (value << 16); | |
1254 | break; | |
24859b68 AZ |
1255 | } |
1256 | } | |
1257 | ||
d60efc6b | 1258 | static CPUReadMemoryFunc * const musicpal_gpio_readfn[] = { |
718ec0be | 1259 | musicpal_gpio_read, |
1260 | musicpal_gpio_read, | |
1261 | musicpal_gpio_read, | |
1262 | }; | |
1263 | ||
d60efc6b | 1264 | static CPUWriteMemoryFunc * const musicpal_gpio_writefn[] = { |
718ec0be | 1265 | musicpal_gpio_write, |
1266 | musicpal_gpio_write, | |
1267 | musicpal_gpio_write, | |
1268 | }; | |
1269 | ||
d5b61ddd | 1270 | static void musicpal_gpio_reset(DeviceState *d) |
718ec0be | 1271 | { |
d5b61ddd JK |
1272 | musicpal_gpio_state *s = FROM_SYSBUS(musicpal_gpio_state, |
1273 | sysbus_from_qdev(d)); | |
30624c92 JK |
1274 | |
1275 | s->lcd_brightness = 0; | |
1276 | s->out_state = 0; | |
343ec8e4 | 1277 | s->in_state = 0xffffffff; |
708afdf3 JK |
1278 | s->ier = 0; |
1279 | s->imr = 0; | |
343ec8e4 BC |
1280 | s->isr = 0; |
1281 | } | |
1282 | ||
81a322d4 | 1283 | static int musicpal_gpio_init(SysBusDevice *dev) |
343ec8e4 BC |
1284 | { |
1285 | musicpal_gpio_state *s = FROM_SYSBUS(musicpal_gpio_state, dev); | |
718ec0be | 1286 | int iomemtype; |
1287 | ||
343ec8e4 BC |
1288 | sysbus_init_irq(dev, &s->irq); |
1289 | ||
1eed09cb | 1290 | iomemtype = cpu_register_io_memory(musicpal_gpio_readfn, |
343ec8e4 BC |
1291 | musicpal_gpio_writefn, s); |
1292 | sysbus_init_mmio(dev, MP_GPIO_SIZE, iomemtype); | |
1293 | ||
d5b61ddd | 1294 | musicpal_gpio_reset(&dev->qdev); |
343ec8e4 | 1295 | |
708afdf3 JK |
1296 | qdev_init_gpio_out(&dev->qdev, s->out, ARRAY_SIZE(s->out)); |
1297 | ||
1298 | qdev_init_gpio_in(&dev->qdev, musicpal_gpio_pin_event, 32); | |
81a322d4 GH |
1299 | |
1300 | return 0; | |
718ec0be | 1301 | } |
1302 | ||
d5b61ddd JK |
1303 | static const VMStateDescription musicpal_gpio_vmsd = { |
1304 | .name = "musicpal_gpio", | |
1305 | .version_id = 1, | |
1306 | .minimum_version_id = 1, | |
1307 | .minimum_version_id_old = 1, | |
1308 | .fields = (VMStateField[]) { | |
1309 | VMSTATE_UINT32(lcd_brightness, musicpal_gpio_state), | |
1310 | VMSTATE_UINT32(out_state, musicpal_gpio_state), | |
1311 | VMSTATE_UINT32(in_state, musicpal_gpio_state), | |
1312 | VMSTATE_UINT32(ier, musicpal_gpio_state), | |
1313 | VMSTATE_UINT32(imr, musicpal_gpio_state), | |
1314 | VMSTATE_UINT32(isr, musicpal_gpio_state), | |
1315 | VMSTATE_END_OF_LIST() | |
1316 | } | |
1317 | }; | |
1318 | ||
30624c92 JK |
1319 | static SysBusDeviceInfo musicpal_gpio_info = { |
1320 | .init = musicpal_gpio_init, | |
1321 | .qdev.name = "musicpal_gpio", | |
1322 | .qdev.size = sizeof(musicpal_gpio_state), | |
1323 | .qdev.reset = musicpal_gpio_reset, | |
d5b61ddd | 1324 | .qdev.vmsd = &musicpal_gpio_vmsd, |
30624c92 JK |
1325 | }; |
1326 | ||
24859b68 | 1327 | /* Keyboard codes & masks */ |
7c6ce4ba | 1328 | #define KEY_RELEASED 0x80 |
24859b68 AZ |
1329 | #define KEY_CODE 0x7f |
1330 | ||
1331 | #define KEYCODE_TAB 0x0f | |
1332 | #define KEYCODE_ENTER 0x1c | |
1333 | #define KEYCODE_F 0x21 | |
1334 | #define KEYCODE_M 0x32 | |
1335 | ||
1336 | #define KEYCODE_EXTENDED 0xe0 | |
1337 | #define KEYCODE_UP 0x48 | |
1338 | #define KEYCODE_DOWN 0x50 | |
1339 | #define KEYCODE_LEFT 0x4b | |
1340 | #define KEYCODE_RIGHT 0x4d | |
1341 | ||
708afdf3 | 1342 | #define MP_KEY_WHEEL_VOL (1 << 0) |
343ec8e4 BC |
1343 | #define MP_KEY_WHEEL_VOL_INV (1 << 1) |
1344 | #define MP_KEY_WHEEL_NAV (1 << 2) | |
1345 | #define MP_KEY_WHEEL_NAV_INV (1 << 3) | |
1346 | #define MP_KEY_BTN_FAVORITS (1 << 4) | |
1347 | #define MP_KEY_BTN_MENU (1 << 5) | |
1348 | #define MP_KEY_BTN_VOLUME (1 << 6) | |
1349 | #define MP_KEY_BTN_NAVIGATION (1 << 7) | |
1350 | ||
1351 | typedef struct musicpal_key_state { | |
1352 | SysBusDevice busdev; | |
1353 | uint32_t kbd_extended; | |
708afdf3 JK |
1354 | uint32_t pressed_keys; |
1355 | qemu_irq out[8]; | |
343ec8e4 BC |
1356 | } musicpal_key_state; |
1357 | ||
24859b68 AZ |
1358 | static void musicpal_key_event(void *opaque, int keycode) |
1359 | { | |
243cd13c | 1360 | musicpal_key_state *s = opaque; |
24859b68 | 1361 | uint32_t event = 0; |
343ec8e4 | 1362 | int i; |
24859b68 AZ |
1363 | |
1364 | if (keycode == KEYCODE_EXTENDED) { | |
343ec8e4 | 1365 | s->kbd_extended = 1; |
24859b68 AZ |
1366 | return; |
1367 | } | |
1368 | ||
49fedd0d | 1369 | if (s->kbd_extended) { |
24859b68 AZ |
1370 | switch (keycode & KEY_CODE) { |
1371 | case KEYCODE_UP: | |
343ec8e4 | 1372 | event = MP_KEY_WHEEL_NAV | MP_KEY_WHEEL_NAV_INV; |
24859b68 AZ |
1373 | break; |
1374 | ||
1375 | case KEYCODE_DOWN: | |
343ec8e4 | 1376 | event = MP_KEY_WHEEL_NAV; |
24859b68 AZ |
1377 | break; |
1378 | ||
1379 | case KEYCODE_LEFT: | |
343ec8e4 | 1380 | event = MP_KEY_WHEEL_VOL | MP_KEY_WHEEL_VOL_INV; |
24859b68 AZ |
1381 | break; |
1382 | ||
1383 | case KEYCODE_RIGHT: | |
343ec8e4 | 1384 | event = MP_KEY_WHEEL_VOL; |
24859b68 AZ |
1385 | break; |
1386 | } | |
49fedd0d | 1387 | } else { |
24859b68 AZ |
1388 | switch (keycode & KEY_CODE) { |
1389 | case KEYCODE_F: | |
343ec8e4 | 1390 | event = MP_KEY_BTN_FAVORITS; |
24859b68 AZ |
1391 | break; |
1392 | ||
1393 | case KEYCODE_TAB: | |
343ec8e4 | 1394 | event = MP_KEY_BTN_VOLUME; |
24859b68 AZ |
1395 | break; |
1396 | ||
1397 | case KEYCODE_ENTER: | |
343ec8e4 | 1398 | event = MP_KEY_BTN_NAVIGATION; |
24859b68 AZ |
1399 | break; |
1400 | ||
1401 | case KEYCODE_M: | |
343ec8e4 | 1402 | event = MP_KEY_BTN_MENU; |
24859b68 AZ |
1403 | break; |
1404 | } | |
7c6ce4ba | 1405 | /* Do not repeat already pressed buttons */ |
708afdf3 | 1406 | if (!(keycode & KEY_RELEASED) && (s->pressed_keys & event)) { |
7c6ce4ba | 1407 | event = 0; |
708afdf3 | 1408 | } |
7c6ce4ba | 1409 | } |
24859b68 | 1410 | |
7c6ce4ba | 1411 | if (event) { |
708afdf3 JK |
1412 | /* Raise GPIO pin first if repeating a key */ |
1413 | if (!(keycode & KEY_RELEASED) && (s->pressed_keys & event)) { | |
1414 | for (i = 0; i <= 7; i++) { | |
1415 | if (event & (1 << i)) { | |
1416 | qemu_set_irq(s->out[i], 1); | |
1417 | } | |
1418 | } | |
1419 | } | |
1420 | for (i = 0; i <= 7; i++) { | |
1421 | if (event & (1 << i)) { | |
1422 | qemu_set_irq(s->out[i], !!(keycode & KEY_RELEASED)); | |
1423 | } | |
1424 | } | |
7c6ce4ba | 1425 | if (keycode & KEY_RELEASED) { |
708afdf3 | 1426 | s->pressed_keys &= ~event; |
7c6ce4ba | 1427 | } else { |
708afdf3 | 1428 | s->pressed_keys |= event; |
7c6ce4ba | 1429 | } |
24859b68 AZ |
1430 | } |
1431 | ||
343ec8e4 BC |
1432 | s->kbd_extended = 0; |
1433 | } | |
1434 | ||
81a322d4 | 1435 | static int musicpal_key_init(SysBusDevice *dev) |
343ec8e4 BC |
1436 | { |
1437 | musicpal_key_state *s = FROM_SYSBUS(musicpal_key_state, dev); | |
1438 | ||
1439 | sysbus_init_mmio(dev, 0x0, 0); | |
1440 | ||
1441 | s->kbd_extended = 0; | |
708afdf3 | 1442 | s->pressed_keys = 0; |
343ec8e4 | 1443 | |
708afdf3 | 1444 | qdev_init_gpio_out(&dev->qdev, s->out, ARRAY_SIZE(s->out)); |
343ec8e4 BC |
1445 | |
1446 | qemu_add_kbd_event_handler(musicpal_key_event, s); | |
81a322d4 GH |
1447 | |
1448 | return 0; | |
24859b68 AZ |
1449 | } |
1450 | ||
d5b61ddd JK |
1451 | static const VMStateDescription musicpal_key_vmsd = { |
1452 | .name = "musicpal_key", | |
1453 | .version_id = 1, | |
1454 | .minimum_version_id = 1, | |
1455 | .minimum_version_id_old = 1, | |
1456 | .fields = (VMStateField[]) { | |
1457 | VMSTATE_UINT32(kbd_extended, musicpal_key_state), | |
1458 | VMSTATE_UINT32(pressed_keys, musicpal_key_state), | |
1459 | VMSTATE_END_OF_LIST() | |
1460 | } | |
1461 | }; | |
1462 | ||
1463 | static SysBusDeviceInfo musicpal_key_info = { | |
1464 | .init = musicpal_key_init, | |
1465 | .qdev.name = "musicpal_key", | |
1466 | .qdev.size = sizeof(musicpal_key_state), | |
1467 | .qdev.vmsd = &musicpal_key_vmsd, | |
1468 | }; | |
1469 | ||
24859b68 AZ |
1470 | static struct arm_boot_info musicpal_binfo = { |
1471 | .loader_start = 0x0, | |
1472 | .board_id = 0x20e, | |
1473 | }; | |
1474 | ||
c227f099 | 1475 | static void musicpal_init(ram_addr_t ram_size, |
3023f332 | 1476 | const char *boot_device, |
24859b68 AZ |
1477 | const char *kernel_filename, const char *kernel_cmdline, |
1478 | const char *initrd_filename, const char *cpu_model) | |
1479 | { | |
1480 | CPUState *env; | |
b47b50fa PB |
1481 | qemu_irq *cpu_pic; |
1482 | qemu_irq pic[32]; | |
1483 | DeviceState *dev; | |
d074769c | 1484 | DeviceState *i2c_dev; |
343ec8e4 BC |
1485 | DeviceState *lcd_dev; |
1486 | DeviceState *key_dev; | |
d074769c AZ |
1487 | #ifdef HAS_AUDIO |
1488 | DeviceState *wm8750_dev; | |
1489 | SysBusDevice *s; | |
1490 | #endif | |
1491 | i2c_bus *i2c; | |
b47b50fa | 1492 | int i; |
24859b68 | 1493 | unsigned long flash_size; |
751c6a17 | 1494 | DriveInfo *dinfo; |
c227f099 | 1495 | ram_addr_t sram_off; |
24859b68 | 1496 | |
49fedd0d | 1497 | if (!cpu_model) { |
24859b68 | 1498 | cpu_model = "arm926"; |
49fedd0d | 1499 | } |
24859b68 AZ |
1500 | env = cpu_init(cpu_model); |
1501 | if (!env) { | |
1502 | fprintf(stderr, "Unable to find CPU definition\n"); | |
1503 | exit(1); | |
1504 | } | |
b47b50fa | 1505 | cpu_pic = arm_pic_init_cpu(env); |
24859b68 AZ |
1506 | |
1507 | /* For now we use a fixed - the original - RAM size */ | |
1508 | cpu_register_physical_memory(0, MP_RAM_DEFAULT_SIZE, | |
1509 | qemu_ram_alloc(MP_RAM_DEFAULT_SIZE)); | |
1510 | ||
1511 | sram_off = qemu_ram_alloc(MP_SRAM_SIZE); | |
1512 | cpu_register_physical_memory(MP_SRAM_BASE, MP_SRAM_SIZE, sram_off); | |
1513 | ||
b47b50fa PB |
1514 | dev = sysbus_create_simple("mv88w8618_pic", MP_PIC_BASE, |
1515 | cpu_pic[ARM_PIC_CPU_IRQ]); | |
1516 | for (i = 0; i < 32; i++) { | |
067a3ddc | 1517 | pic[i] = qdev_get_gpio_in(dev, i); |
b47b50fa PB |
1518 | } |
1519 | sysbus_create_varargs("mv88w8618_pit", MP_PIT_BASE, pic[MP_TIMER1_IRQ], | |
1520 | pic[MP_TIMER2_IRQ], pic[MP_TIMER3_IRQ], | |
1521 | pic[MP_TIMER4_IRQ], NULL); | |
24859b68 | 1522 | |
49fedd0d | 1523 | if (serial_hds[0]) { |
b6cd0ea1 | 1524 | serial_mm_init(MP_UART1_BASE, 2, pic[MP_UART1_IRQ], 1825000, |
24859b68 | 1525 | serial_hds[0], 1); |
49fedd0d JK |
1526 | } |
1527 | if (serial_hds[1]) { | |
b6cd0ea1 | 1528 | serial_mm_init(MP_UART2_BASE, 2, pic[MP_UART2_IRQ], 1825000, |
24859b68 | 1529 | serial_hds[1], 1); |
49fedd0d | 1530 | } |
24859b68 AZ |
1531 | |
1532 | /* Register flash */ | |
751c6a17 GH |
1533 | dinfo = drive_get(IF_PFLASH, 0, 0); |
1534 | if (dinfo) { | |
1535 | flash_size = bdrv_getlength(dinfo->bdrv); | |
24859b68 AZ |
1536 | if (flash_size != 8*1024*1024 && flash_size != 16*1024*1024 && |
1537 | flash_size != 32*1024*1024) { | |
1538 | fprintf(stderr, "Invalid flash image size\n"); | |
1539 | exit(1); | |
1540 | } | |
1541 | ||
1542 | /* | |
1543 | * The original U-Boot accesses the flash at 0xFE000000 instead of | |
1544 | * 0xFF800000 (if there is 8 MB flash). So remap flash access if the | |
1545 | * image is smaller than 32 MB. | |
1546 | */ | |
1547 | pflash_cfi02_register(0-MP_FLASH_SIZE_MAX, qemu_ram_alloc(flash_size), | |
751c6a17 | 1548 | dinfo->bdrv, 0x10000, |
24859b68 AZ |
1549 | (flash_size + 0xffff) >> 16, |
1550 | MP_FLASH_SIZE_MAX / flash_size, | |
1551 | 2, 0x00BF, 0x236D, 0x0000, 0x0000, | |
1552 | 0x5555, 0x2AAA); | |
1553 | } | |
b47b50fa | 1554 | sysbus_create_simple("mv88w8618_flashcfg", MP_FLASHCFG_BASE, NULL); |
24859b68 | 1555 | |
b47b50fa PB |
1556 | qemu_check_nic_model(&nd_table[0], "mv88w8618"); |
1557 | dev = qdev_create(NULL, "mv88w8618_eth"); | |
4c91cd28 | 1558 | qdev_set_nic_properties(dev, &nd_table[0]); |
e23a1b33 | 1559 | qdev_init_nofail(dev); |
b47b50fa PB |
1560 | sysbus_mmio_map(sysbus_from_qdev(dev), 0, MP_ETH_BASE); |
1561 | sysbus_connect_irq(sysbus_from_qdev(dev), 0, pic[MP_ETH_IRQ]); | |
24859b68 | 1562 | |
b47b50fa | 1563 | sysbus_create_simple("mv88w8618_wlan", MP_WLAN_BASE, NULL); |
718ec0be | 1564 | |
1565 | musicpal_misc_init(); | |
343ec8e4 BC |
1566 | |
1567 | dev = sysbus_create_simple("musicpal_gpio", MP_GPIO_BASE, pic[MP_GPIO_IRQ]); | |
d074769c AZ |
1568 | i2c_dev = sysbus_create_simple("bitbang_i2c", 0, NULL); |
1569 | i2c = (i2c_bus *)qdev_get_child_bus(i2c_dev, "i2c"); | |
1570 | ||
343ec8e4 BC |
1571 | lcd_dev = sysbus_create_simple("musicpal_lcd", MP_LCD_BASE, NULL); |
1572 | key_dev = sysbus_create_simple("musicpal_key", 0, NULL); | |
1573 | ||
d074769c | 1574 | /* I2C read data */ |
708afdf3 JK |
1575 | qdev_connect_gpio_out(i2c_dev, 0, |
1576 | qdev_get_gpio_in(dev, MP_GPIO_I2C_DATA_BIT)); | |
d074769c AZ |
1577 | /* I2C data */ |
1578 | qdev_connect_gpio_out(dev, 3, qdev_get_gpio_in(i2c_dev, 0)); | |
1579 | /* I2C clock */ | |
1580 | qdev_connect_gpio_out(dev, 4, qdev_get_gpio_in(i2c_dev, 1)); | |
1581 | ||
49fedd0d | 1582 | for (i = 0; i < 3; i++) { |
343ec8e4 | 1583 | qdev_connect_gpio_out(dev, i, qdev_get_gpio_in(lcd_dev, i)); |
49fedd0d | 1584 | } |
708afdf3 JK |
1585 | for (i = 0; i < 4; i++) { |
1586 | qdev_connect_gpio_out(key_dev, i, qdev_get_gpio_in(dev, i + 8)); | |
1587 | } | |
1588 | for (i = 4; i < 8; i++) { | |
1589 | qdev_connect_gpio_out(key_dev, i, qdev_get_gpio_in(dev, i + 15)); | |
1590 | } | |
24859b68 | 1591 | |
d074769c AZ |
1592 | #ifdef HAS_AUDIO |
1593 | wm8750_dev = i2c_create_slave(i2c, "wm8750", MP_WM_ADDR); | |
1594 | dev = qdev_create(NULL, "mv88w8618_audio"); | |
1595 | s = sysbus_from_qdev(dev); | |
1596 | qdev_prop_set_ptr(dev, "wm8750", wm8750_dev); | |
e23a1b33 | 1597 | qdev_init_nofail(dev); |
d074769c AZ |
1598 | sysbus_mmio_map(s, 0, MP_AUDIO_BASE); |
1599 | sysbus_connect_irq(s, 0, pic[MP_AUDIO_IRQ]); | |
1600 | #endif | |
1601 | ||
24859b68 AZ |
1602 | musicpal_binfo.ram_size = MP_RAM_DEFAULT_SIZE; |
1603 | musicpal_binfo.kernel_filename = kernel_filename; | |
1604 | musicpal_binfo.kernel_cmdline = kernel_cmdline; | |
1605 | musicpal_binfo.initrd_filename = initrd_filename; | |
b0f6edb1 | 1606 | arm_load_kernel(env, &musicpal_binfo); |
24859b68 AZ |
1607 | } |
1608 | ||
f80f9ec9 | 1609 | static QEMUMachine musicpal_machine = { |
4b32e168 AL |
1610 | .name = "musicpal", |
1611 | .desc = "Marvell 88w8618 / MusicPal (ARM926EJ-S)", | |
1612 | .init = musicpal_init, | |
24859b68 | 1613 | }; |
b47b50fa | 1614 | |
f80f9ec9 AL |
1615 | static void musicpal_machine_init(void) |
1616 | { | |
1617 | qemu_register_machine(&musicpal_machine); | |
1618 | } | |
1619 | ||
1620 | machine_init(musicpal_machine_init); | |
1621 | ||
b47b50fa PB |
1622 | static void musicpal_register_devices(void) |
1623 | { | |
d5b61ddd | 1624 | sysbus_register_withprop(&mv88w8618_pic_info); |
c88d6bde | 1625 | sysbus_register_withprop(&mv88w8618_pit_info); |
d5b61ddd JK |
1626 | sysbus_register_withprop(&mv88w8618_flashcfg_info); |
1627 | sysbus_register_withprop(&mv88w8618_eth_info); | |
b47b50fa PB |
1628 | sysbus_register_dev("mv88w8618_wlan", sizeof(SysBusDevice), |
1629 | mv88w8618_wlan_init); | |
d5b61ddd | 1630 | sysbus_register_withprop(&musicpal_lcd_info); |
30624c92 | 1631 | sysbus_register_withprop(&musicpal_gpio_info); |
d5b61ddd | 1632 | sysbus_register_withprop(&musicpal_key_info); |
b47b50fa PB |
1633 | } |
1634 | ||
1635 | device_init(musicpal_register_devices) |