]> git.proxmox.com Git - mirror_qemu.git/blame - hw/nvram/ds1225y.c
s390x: Migrate guest storage keys (initial memory only)
[mirror_qemu.git] / hw / nvram / ds1225y.c
CommitLineData
30aa5c0d
AJ
1/*
2 * QEMU NVRAM emulation for DS1225Y chip
02cb1585 3 *
bcc4e41f 4 * Copyright (c) 2007-2008 Hervé Poussineau
02cb1585 5 *
30aa5c0d
AJ
6 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 * of this software and associated documentation files (the "Software"), to deal
8 * in the Software without restriction, including without limitation the rights
9 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 * copies of the Software, and to permit persons to whom the Software is
11 * furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 * THE SOFTWARE.
23 */
24
83c9f4ca 25#include "hw/sysbus.h"
d43ed9ec 26#include "trace.h"
30aa5c0d 27
cd3e2409 28typedef struct {
871321ac 29 MemoryRegion iomem;
02cb1585 30 uint32_t chip_size;
cd3e2409 31 char *filename;
3a230256 32 FILE *file;
02cb1585 33 uint8_t *contents;
cd3e2409 34} NvRamState;
30aa5c0d 35
a8170e5e 36static uint64_t nvram_read(void *opaque, hwaddr addr, unsigned size)
30aa5c0d 37{
cd3e2409 38 NvRamState *s = opaque;
02cb1585
AJ
39 uint32_t val;
40
8da3ff18 41 val = s->contents[addr];
d43ed9ec 42 trace_nvram_read(addr, val);
02cb1585
AJ
43 return val;
44}
30aa5c0d 45
a8170e5e 46static void nvram_write(void *opaque, hwaddr addr, uint64_t val,
871321ac 47 unsigned size)
30aa5c0d 48{
cd3e2409 49 NvRamState *s = opaque;
30aa5c0d 50
d43ed9ec
HP
51 val &= 0xff;
52 trace_nvram_write(addr, s->contents[addr], val);
02cb1585 53
d43ed9ec 54 s->contents[addr] = val;
02cb1585 55 if (s->file) {
3a230256
JQ
56 fseek(s->file, addr, SEEK_SET);
57 fputc(val, s->file);
58 fflush(s->file);
30aa5c0d
AJ
59 }
60}
61
871321ac
AK
62static const MemoryRegionOps nvram_ops = {
63 .read = nvram_read,
64 .write = nvram_write,
65 .impl = {
66 .min_access_size = 1,
67 .max_access_size = 1,
68 },
69 .endianness = DEVICE_LITTLE_ENDIAN,
30aa5c0d
AJ
70};
71
cd3e2409 72static int nvram_post_load(void *opaque, int version_id)
30aa5c0d 73{
cd3e2409
HP
74 NvRamState *s = opaque;
75
76 /* Close file, as filename may has changed in load/store process */
77 if (s->file) {
3a230256 78 fclose(s->file);
cd3e2409
HP
79 }
80
81 /* Write back nvram contents */
3a230256 82 s->file = fopen(s->filename, "wb");
cd3e2409
HP
83 if (s->file) {
84 /* Write back contents, as 'wb' mode cleaned the file */
3a230256
JQ
85 if (fwrite(s->contents, s->chip_size, 1, s->file) != 1) {
86 printf("nvram_post_load: short write\n");
87 }
88 fflush(s->file);
cd3e2409
HP
89 }
90
91 return 0;
92}
93
94static const VMStateDescription vmstate_nvram = {
95 .name = "nvram",
96 .version_id = 0,
97 .minimum_version_id = 0,
cd3e2409
HP
98 .post_load = nvram_post_load,
99 .fields = (VMStateField[]) {
100 VMSTATE_VARRAY_UINT32(contents, NvRamState, chip_size, 0,
101 vmstate_info_uint8, uint8_t),
102 VMSTATE_END_OF_LIST()
103 }
104};
105
8c1892cf
AF
106#define TYPE_DS1225Y "ds1225y"
107#define DS1225Y(obj) OBJECT_CHECK(SysBusNvRamState, (obj), TYPE_DS1225Y)
108
cd3e2409 109typedef struct {
8c1892cf
AF
110 SysBusDevice parent_obj;
111
cd3e2409
HP
112 NvRamState nvram;
113} SysBusNvRamState;
114
115static int nvram_sysbus_initfn(SysBusDevice *dev)
116{
8c1892cf
AF
117 SysBusNvRamState *sys = DS1225Y(dev);
118 NvRamState *s = &sys->nvram;
3a230256 119 FILE *file;
30aa5c0d 120
7267c094 121 s->contents = g_malloc0(s->chip_size);
02cb1585 122
eedfac6f
PB
123 memory_region_init_io(&s->iomem, OBJECT(s), &nvram_ops, s,
124 "nvram", s->chip_size);
750ecd44 125 sysbus_init_mmio(dev, &s->iomem);
cd3e2409 126
02cb1585 127 /* Read current file */
3a230256 128 file = fopen(s->filename, "rb");
02cb1585
AJ
129 if (file) {
130 /* Read nvram contents */
3a230256
JQ
131 if (fread(s->contents, s->chip_size, 1, file) != 1) {
132 printf("nvram_sysbus_initfn: short read\n");
133 }
134 fclose(file);
02cb1585 135 }
cd3e2409 136 nvram_post_load(s, 0);
30aa5c0d 137
cd3e2409 138 return 0;
30aa5c0d 139}
cd3e2409 140
999e12bb
AL
141static Property nvram_sysbus_properties[] = {
142 DEFINE_PROP_UINT32("size", SysBusNvRamState, nvram.chip_size, 0x2000),
143 DEFINE_PROP_STRING("filename", SysBusNvRamState, nvram.filename),
144 DEFINE_PROP_END_OF_LIST(),
145};
146
147static void nvram_sysbus_class_init(ObjectClass *klass, void *data)
148{
39bffca2 149 DeviceClass *dc = DEVICE_CLASS(klass);
999e12bb
AL
150 SysBusDeviceClass *k = SYS_BUS_DEVICE_CLASS(klass);
151
152 k->init = nvram_sysbus_initfn;
39bffca2
AL
153 dc->vmsd = &vmstate_nvram;
154 dc->props = nvram_sysbus_properties;
999e12bb
AL
155}
156
8c43a6f0 157static const TypeInfo nvram_sysbus_info = {
8c1892cf 158 .name = TYPE_DS1225Y,
39bffca2
AL
159 .parent = TYPE_SYS_BUS_DEVICE,
160 .instance_size = sizeof(SysBusNvRamState),
161 .class_init = nvram_sysbus_class_init,
cd3e2409
HP
162};
163
83f7d43a 164static void nvram_register_types(void)
cd3e2409 165{
39bffca2 166 type_register_static(&nvram_sysbus_info);
cd3e2409
HP
167}
168
83f7d43a 169type_init(nvram_register_types)