]> git.proxmox.com Git - mirror_qemu.git/blame - hw/pc.c
RT signal may not be a good idea
[mirror_qemu.git] / hw / pc.c
CommitLineData
80cabfad
FB
1/*
2 * QEMU PC System Emulator
3 *
4 * Copyright (c) 2003-2004 Fabrice Bellard
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 * of this software and associated documentation files (the "Software"), to deal
8 * in the Software without restriction, including without limitation the rights
9 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 * copies of the Software, and to permit persons to whom the Software is
11 * furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 * THE SOFTWARE.
23 */
80cabfad
FB
24#include "vl.h"
25
b41a2cd1
FB
26/* output Bochs bios info messages */
27//#define DEBUG_BIOS
28
80cabfad
FB
29#define BIOS_FILENAME "bios.bin"
30#define VGABIOS_FILENAME "vgabios.bin"
de9258a8 31#define VGABIOS_CIRRUS_FILENAME "vgabios-cirrus.bin"
80cabfad
FB
32#define LINUX_BOOT_FILENAME "linux_boot.bin"
33
34#define KERNEL_LOAD_ADDR 0x00100000
35#define INITRD_LOAD_ADDR 0x00400000
36#define KERNEL_PARAMS_ADDR 0x00090000
37#define KERNEL_CMDLINE_ADDR 0x00099000
38
39int speaker_data_on;
40int dummy_refresh_clock;
baca51fa 41static fdctrl_t *floppy_controller;
b0a21b53 42static RTCState *rtc_state;
ec844b96 43static PITState *pit;
80cabfad 44
b41a2cd1 45static void ioport80_write(void *opaque, uint32_t addr, uint32_t data)
80cabfad
FB
46{
47}
48
f929aad6
FB
49/* MSDOS compatibility mode FPU exception support */
50/* XXX: add IGNNE support */
51void cpu_set_ferr(CPUX86State *s)
52{
53 pic_set_irq(13, 1);
54}
55
56static void ioportF0_write(void *opaque, uint32_t addr, uint32_t data)
57{
58 pic_set_irq(13, 0);
59}
60
28ab0e2e
FB
61/* TSC handling */
62
63uint64_t cpu_get_tsc(CPUX86State *env)
64{
65 return qemu_get_clock(vm_clock);
66}
67
b0a21b53
FB
68/* PC cmos mappings */
69
80cabfad 70#define REG_EQUIPMENT_BYTE 0x14
b0a21b53
FB
71#define REG_IBM_CENTURY_BYTE 0x32
72#define REG_IBM_PS2_CENTURY_BYTE 0x37
73
74
75static inline int to_bcd(RTCState *s, int a)
76{
77 return ((a / 10) << 4) | (a % 10);
78}
80cabfad 79
777428f2
FB
80static int cmos_get_fd_drive_type(int fd0)
81{
82 int val;
83
84 switch (fd0) {
85 case 0:
86 /* 1.44 Mb 3"5 drive */
87 val = 4;
88 break;
89 case 1:
90 /* 2.88 Mb 3"5 drive */
91 val = 5;
92 break;
93 case 2:
94 /* 1.2 Mb 5"5 drive */
95 val = 2;
96 break;
97 default:
98 val = 0;
99 break;
100 }
101 return val;
102}
103
80cabfad
FB
104static void cmos_init(int ram_size, int boot_device)
105{
b0a21b53 106 RTCState *s = rtc_state;
80cabfad 107 int val;
b41a2cd1 108 int fd0, fd1, nb;
b0a21b53
FB
109 time_t ti;
110 struct tm *tm;
111
112 /* set the CMOS date */
113 time(&ti);
ee22c2f7
FB
114 if (rtc_utc)
115 tm = gmtime(&ti);
116 else
117 tm = localtime(&ti);
b0a21b53
FB
118 rtc_set_date(s, tm);
119
120 val = to_bcd(s, (tm->tm_year / 100) + 19);
121 rtc_set_memory(s, REG_IBM_CENTURY_BYTE, val);
122 rtc_set_memory(s, REG_IBM_PS2_CENTURY_BYTE, val);
80cabfad 123
b0a21b53 124 /* various important CMOS locations needed by PC/Bochs bios */
80cabfad
FB
125
126 /* memory size */
333190eb
FB
127 val = 640; /* base memory in K */
128 rtc_set_memory(s, 0x15, val);
129 rtc_set_memory(s, 0x16, val >> 8);
130
80cabfad
FB
131 val = (ram_size / 1024) - 1024;
132 if (val > 65535)
133 val = 65535;
b0a21b53
FB
134 rtc_set_memory(s, 0x17, val);
135 rtc_set_memory(s, 0x18, val >> 8);
136 rtc_set_memory(s, 0x30, val);
137 rtc_set_memory(s, 0x31, val >> 8);
80cabfad
FB
138
139 val = (ram_size / 65536) - ((16 * 1024 * 1024) / 65536);
140 if (val > 65535)
141 val = 65535;
b0a21b53
FB
142 rtc_set_memory(s, 0x34, val);
143 rtc_set_memory(s, 0x35, val >> 8);
80cabfad
FB
144
145 switch(boot_device) {
146 case 'a':
147 case 'b':
b0a21b53 148 rtc_set_memory(s, 0x3d, 0x01); /* floppy boot */
80cabfad
FB
149 break;
150 default:
151 case 'c':
b0a21b53 152 rtc_set_memory(s, 0x3d, 0x02); /* hard drive boot */
80cabfad
FB
153 break;
154 case 'd':
b0a21b53 155 rtc_set_memory(s, 0x3d, 0x03); /* CD-ROM boot */
80cabfad
FB
156 break;
157 }
80cabfad 158
b41a2cd1
FB
159 /* floppy type */
160
baca51fa
FB
161 fd0 = fdctrl_get_drive_type(floppy_controller, 0);
162 fd1 = fdctrl_get_drive_type(floppy_controller, 1);
80cabfad 163
777428f2 164 val = (cmos_get_fd_drive_type(fd0) << 4) | cmos_get_fd_drive_type(fd1);
b0a21b53
FB
165 rtc_set_memory(s, 0x10, val);
166
167 val = 0;
b41a2cd1 168 nb = 0;
80cabfad
FB
169 if (fd0 < 3)
170 nb++;
171 if (fd1 < 3)
172 nb++;
173 switch (nb) {
174 case 0:
175 break;
176 case 1:
b0a21b53 177 val |= 0x01; /* 1 drive, ready for boot */
80cabfad
FB
178 break;
179 case 2:
b0a21b53 180 val |= 0x41; /* 2 drives, ready for boot */
80cabfad
FB
181 break;
182 }
b0a21b53
FB
183 val |= 0x02; /* FPU is there */
184 val |= 0x04; /* PS/2 mouse installed */
185 rtc_set_memory(s, REG_EQUIPMENT_BYTE, val);
186
80cabfad
FB
187}
188
b41a2cd1 189static void speaker_ioport_write(void *opaque, uint32_t addr, uint32_t val)
80cabfad
FB
190{
191 speaker_data_on = (val >> 1) & 1;
ec844b96 192 pit_set_gate(pit, 2, val & 1);
80cabfad
FB
193}
194
b41a2cd1 195static uint32_t speaker_ioport_read(void *opaque, uint32_t addr)
80cabfad
FB
196{
197 int out;
ec844b96 198 out = pit_get_out(pit, 2, qemu_get_clock(vm_clock));
80cabfad 199 dummy_refresh_clock ^= 1;
ec844b96 200 return (speaker_data_on << 1) | pit_get_gate(pit, 2) | (out << 5) |
80cabfad
FB
201 (dummy_refresh_clock << 4);
202}
203
e1a23744
FB
204static void ioport92_write(void *opaque, uint32_t addr, uint32_t val)
205{
206 cpu_x86_set_a20(cpu_single_env, (val >> 1) & 1);
207 /* XXX: bit 0 is fast reset */
208}
209
210static uint32_t ioport92_read(void *opaque, uint32_t addr)
211{
212 return ((cpu_single_env->a20_mask >> 20) & 1) << 1;
213}
214
80cabfad
FB
215/***********************************************************/
216/* Bochs BIOS debug ports */
217
b41a2cd1 218void bochs_bios_write(void *opaque, uint32_t addr, uint32_t val)
80cabfad 219{
a2f659ee
FB
220 static const char shutdown_str[8] = "Shutdown";
221 static int shutdown_index = 0;
222
80cabfad
FB
223 switch(addr) {
224 /* Bochs BIOS messages */
225 case 0x400:
226 case 0x401:
227 fprintf(stderr, "BIOS panic at rombios.c, line %d\n", val);
228 exit(1);
229 case 0x402:
230 case 0x403:
231#ifdef DEBUG_BIOS
232 fprintf(stderr, "%c", val);
233#endif
234 break;
a2f659ee
FB
235 case 0x8900:
236 /* same as Bochs power off */
237 if (val == shutdown_str[shutdown_index]) {
238 shutdown_index++;
239 if (shutdown_index == 8) {
240 shutdown_index = 0;
241 qemu_system_shutdown_request();
242 }
243 } else {
244 shutdown_index = 0;
245 }
246 break;
80cabfad
FB
247
248 /* LGPL'ed VGA BIOS messages */
249 case 0x501:
250 case 0x502:
251 fprintf(stderr, "VGA BIOS panic, line %d\n", val);
252 exit(1);
253 case 0x500:
254 case 0x503:
255#ifdef DEBUG_BIOS
256 fprintf(stderr, "%c", val);
257#endif
258 break;
259 }
260}
261
262void bochs_bios_init(void)
263{
b41a2cd1
FB
264 register_ioport_write(0x400, 1, 2, bochs_bios_write, NULL);
265 register_ioport_write(0x401, 1, 2, bochs_bios_write, NULL);
266 register_ioport_write(0x402, 1, 1, bochs_bios_write, NULL);
267 register_ioport_write(0x403, 1, 1, bochs_bios_write, NULL);
a2f659ee 268 register_ioport_write(0x8900, 1, 1, bochs_bios_write, NULL);
b41a2cd1
FB
269
270 register_ioport_write(0x501, 1, 2, bochs_bios_write, NULL);
271 register_ioport_write(0x502, 1, 2, bochs_bios_write, NULL);
272 register_ioport_write(0x500, 1, 1, bochs_bios_write, NULL);
273 register_ioport_write(0x503, 1, 1, bochs_bios_write, NULL);
80cabfad
FB
274}
275
276
277int load_kernel(const char *filename, uint8_t *addr,
278 uint8_t *real_addr)
279{
280 int fd, size;
281 int setup_sects;
282
283 fd = open(filename, O_RDONLY);
284 if (fd < 0)
285 return -1;
286
287 /* load 16 bit code */
288 if (read(fd, real_addr, 512) != 512)
289 goto fail;
290 setup_sects = real_addr[0x1F1];
291 if (!setup_sects)
292 setup_sects = 4;
293 if (read(fd, real_addr + 512, setup_sects * 512) !=
294 setup_sects * 512)
295 goto fail;
296
297 /* load 32 bit code */
298 size = read(fd, addr, 16 * 1024 * 1024);
299 if (size < 0)
300 goto fail;
301 close(fd);
302 return size;
303 fail:
304 close(fd);
305 return -1;
306}
307
b41a2cd1
FB
308static const int ide_iobase[2] = { 0x1f0, 0x170 };
309static const int ide_iobase2[2] = { 0x3f6, 0x376 };
310static const int ide_irq[2] = { 14, 15 };
311
312#define NE2000_NB_MAX 6
313
314static uint32_t ne2000_io[NE2000_NB_MAX] = { 0x300, 0x320, 0x340, 0x360, 0x280, 0x380 };
315static int ne2000_irq[NE2000_NB_MAX] = { 9, 10, 11, 3, 4, 5 };
316
80cabfad
FB
317/* PC hardware initialisation */
318void pc_init(int ram_size, int vga_ram_size, int boot_device,
319 DisplayState *ds, const char **fd_filename, int snapshot,
320 const char *kernel_filename, const char *kernel_cmdline,
321 const char *initrd_filename)
322{
323 char buf[1024];
b41a2cd1 324 int ret, linux_boot, initrd_size, i, nb_nics1, fd;
7587cf44
FB
325 unsigned long bios_offset, vga_bios_offset;
326 int bios_size, isa_bios_size;
46e50e9d
FB
327 PCIBus *pci_bus;
328
80cabfad
FB
329 linux_boot = (kernel_filename != NULL);
330
331 /* allocate RAM */
332 cpu_register_physical_memory(0, ram_size, 0);
333
334 /* BIOS load */
7587cf44
FB
335 bios_offset = ram_size + vga_ram_size;
336 vga_bios_offset = bios_offset + 256 * 1024;
337
80cabfad 338 snprintf(buf, sizeof(buf), "%s/%s", bios_dir, BIOS_FILENAME);
7587cf44
FB
339 bios_size = get_image_size(buf);
340 if (bios_size <= 0 ||
341 (bios_size % 65536) != 0 ||
342 bios_size > (256 * 1024)) {
343 goto bios_error;
344 }
345 ret = load_image(buf, phys_ram_base + bios_offset);
346 if (ret != bios_size) {
347 bios_error:
80cabfad
FB
348 fprintf(stderr, "qemu: could not load PC bios '%s'\n", buf);
349 exit(1);
350 }
7587cf44 351
80cabfad 352 /* VGA BIOS load */
de9258a8
FB
353 if (cirrus_vga_enabled) {
354 snprintf(buf, sizeof(buf), "%s/%s", bios_dir, VGABIOS_CIRRUS_FILENAME);
355 } else {
356 snprintf(buf, sizeof(buf), "%s/%s", bios_dir, VGABIOS_FILENAME);
357 }
7587cf44 358 ret = load_image(buf, phys_ram_base + vga_bios_offset);
80cabfad
FB
359
360 /* setup basic memory access */
7587cf44
FB
361 cpu_register_physical_memory(0xc0000, 0x10000,
362 vga_bios_offset | IO_MEM_ROM);
363
364 /* map the last 128KB of the BIOS in ISA space */
365 isa_bios_size = bios_size;
366 if (isa_bios_size > (128 * 1024))
367 isa_bios_size = 128 * 1024;
368 cpu_register_physical_memory(0xd0000, (192 * 1024) - isa_bios_size,
369 IO_MEM_UNASSIGNED);
370 cpu_register_physical_memory(0x100000 - isa_bios_size,
371 isa_bios_size,
372 (bios_offset + bios_size - isa_bios_size) | IO_MEM_ROM);
373 /* map all the bios at the top of memory */
374 cpu_register_physical_memory((uint32_t)(-bios_size),
375 bios_size, bios_offset | IO_MEM_ROM);
80cabfad
FB
376
377 bochs_bios_init();
378
379 if (linux_boot) {
380 uint8_t bootsect[512];
41b9be47 381 uint8_t old_bootsect[512];
80cabfad
FB
382
383 if (bs_table[0] == NULL) {
384 fprintf(stderr, "A disk image must be given for 'hda' when booting a Linux kernel\n");
385 exit(1);
386 }
387 snprintf(buf, sizeof(buf), "%s/%s", bios_dir, LINUX_BOOT_FILENAME);
388 ret = load_image(buf, bootsect);
389 if (ret != sizeof(bootsect)) {
390 fprintf(stderr, "qemu: could not load linux boot sector '%s'\n",
391 buf);
392 exit(1);
393 }
394
41b9be47
FB
395 if (bdrv_read(bs_table[0], 0, old_bootsect, 1) >= 0) {
396 /* copy the MSDOS partition table */
397 memcpy(bootsect + 0x1be, old_bootsect + 0x1be, 0x40);
398 }
399
80cabfad
FB
400 bdrv_set_boot_sector(bs_table[0], bootsect, sizeof(bootsect));
401
402 /* now we can load the kernel */
403 ret = load_kernel(kernel_filename,
404 phys_ram_base + KERNEL_LOAD_ADDR,
405 phys_ram_base + KERNEL_PARAMS_ADDR);
406 if (ret < 0) {
407 fprintf(stderr, "qemu: could not load kernel '%s'\n",
408 kernel_filename);
409 exit(1);
410 }
411
412 /* load initrd */
413 initrd_size = 0;
414 if (initrd_filename) {
415 initrd_size = load_image(initrd_filename, phys_ram_base + INITRD_LOAD_ADDR);
416 if (initrd_size < 0) {
417 fprintf(stderr, "qemu: could not load initial ram disk '%s'\n",
418 initrd_filename);
419 exit(1);
420 }
421 }
422 if (initrd_size > 0) {
423 stl_raw(phys_ram_base + KERNEL_PARAMS_ADDR + 0x218, INITRD_LOAD_ADDR);
424 stl_raw(phys_ram_base + KERNEL_PARAMS_ADDR + 0x21c, initrd_size);
425 }
426 pstrcpy(phys_ram_base + KERNEL_CMDLINE_ADDR, 4096,
427 kernel_cmdline);
428 stw_raw(phys_ram_base + KERNEL_PARAMS_ADDR + 0x20, 0xA33F);
429 stw_raw(phys_ram_base + KERNEL_PARAMS_ADDR + 0x22,
430 KERNEL_CMDLINE_ADDR - KERNEL_PARAMS_ADDR);
431 /* loader type */
432 stw_raw(phys_ram_base + KERNEL_PARAMS_ADDR + 0x210, 0x01);
433 }
434
69b91039 435 if (pci_enabled) {
46e50e9d
FB
436 pci_bus = i440fx_init();
437 piix3_init(pci_bus);
438 } else {
439 pci_bus = NULL;
69b91039
FB
440 }
441
80cabfad 442 /* init basic PC hardware */
b41a2cd1 443 register_ioport_write(0x80, 1, 1, ioport80_write, NULL);
80cabfad 444
f929aad6
FB
445 register_ioport_write(0xf0, 1, 1, ioportF0_write, NULL);
446
1f04275e
FB
447 if (cirrus_vga_enabled) {
448 if (pci_enabled) {
46e50e9d
FB
449 pci_cirrus_vga_init(pci_bus,
450 ds, phys_ram_base + ram_size, ram_size,
1f04275e
FB
451 vga_ram_size);
452 } else {
453 isa_cirrus_vga_init(ds, phys_ram_base + ram_size, ram_size,
454 vga_ram_size);
455 }
456 } else {
46e50e9d
FB
457 vga_initialize(pci_bus, ds, phys_ram_base + ram_size, ram_size,
458 vga_ram_size);
1f04275e 459 }
80cabfad 460
b0a21b53 461 rtc_state = rtc_init(0x70, 8);
b41a2cd1
FB
462 register_ioport_read(0x61, 1, 1, speaker_ioport_read, NULL);
463 register_ioport_write(0x61, 1, 1, speaker_ioport_write, NULL);
80cabfad 464
e1a23744
FB
465 register_ioport_read(0x92, 1, 1, ioport92_read, NULL);
466 register_ioport_write(0x92, 1, 1, ioport92_write, NULL);
467
80cabfad 468 pic_init();
ec844b96 469 pit = pit_init(0x40, 0);
b41a2cd1
FB
470
471 fd = serial_open_device();
472 serial_init(0x3f8, 4, fd);
473
69b91039
FB
474 if (pci_enabled) {
475 for(i = 0; i < nb_nics; i++) {
46e50e9d 476 pci_ne2000_init(pci_bus, &nd_table[i]);
69b91039 477 }
46e50e9d 478 pci_piix3_ide_init(pci_bus, bs_table);
69b91039
FB
479 } else {
480 nb_nics1 = nb_nics;
481 if (nb_nics1 > NE2000_NB_MAX)
482 nb_nics1 = NE2000_NB_MAX;
483 for(i = 0; i < nb_nics1; i++) {
484 isa_ne2000_init(ne2000_io[i], ne2000_irq[i], &nd_table[i]);
485 }
b41a2cd1 486
69b91039
FB
487 for(i = 0; i < 2; i++) {
488 isa_ide_init(ide_iobase[i], ide_iobase2[i], ide_irq[i],
489 bs_table[2 * i], bs_table[2 * i + 1]);
490 }
b41a2cd1 491 }
69b91039 492
80cabfad 493 kbd_init();
7c29d0c0 494 DMA_init(0);
67b915a5
FB
495
496#ifndef _WIN32
aaaa7df6
FB
497 if (audio_enabled) {
498 /* no audio supported yet for win32 */
499 AUD_init();
500 SB16_init();
501 }
67b915a5 502#endif
80cabfad 503
baca51fa 504 floppy_controller = fdctrl_init(6, 2, 0, 0x3f0, fd_table);
b41a2cd1
FB
505
506 cmos_init(ram_size, boot_device);
69b91039
FB
507
508 /* must be done after all PCI devices are instanciated */
509 /* XXX: should be done in the Bochs BIOS */
510 if (pci_enabled) {
511 pci_bios_init();
512 }
80cabfad 513}