]>
Commit | Line | Data |
---|---|---|
87ecb68b PB |
1 | #ifndef HW_PC_H |
2 | #define HW_PC_H | |
3 | /* PC-style peripherals (also used by other machines). */ | |
4 | ||
5 | /* serial.c */ | |
6 | ||
b6cd0ea1 AJ |
7 | SerialState *serial_init(int base, qemu_irq irq, int baudbase, |
8 | CharDriverState *chr); | |
87ecb68b | 9 | SerialState *serial_mm_init (target_phys_addr_t base, int it_shift, |
b6cd0ea1 AJ |
10 | qemu_irq irq, int baudbase, |
11 | CharDriverState *chr, int ioregister); | |
87ecb68b PB |
12 | uint32_t serial_mm_readb (void *opaque, target_phys_addr_t addr); |
13 | void serial_mm_writeb (void *opaque, target_phys_addr_t addr, uint32_t value); | |
14 | uint32_t serial_mm_readw (void *opaque, target_phys_addr_t addr); | |
15 | void serial_mm_writew (void *opaque, target_phys_addr_t addr, uint32_t value); | |
16 | uint32_t serial_mm_readl (void *opaque, target_phys_addr_t addr); | |
17 | void serial_mm_writel (void *opaque, target_phys_addr_t addr, uint32_t value); | |
18 | ||
19 | /* parallel.c */ | |
20 | ||
21 | typedef struct ParallelState ParallelState; | |
22 | ParallelState *parallel_init(int base, qemu_irq irq, CharDriverState *chr); | |
23 | ParallelState *parallel_mm_init(target_phys_addr_t base, int it_shift, qemu_irq irq, CharDriverState *chr); | |
24 | ||
25 | /* i8259.c */ | |
26 | ||
27 | typedef struct PicState2 PicState2; | |
28 | extern PicState2 *isa_pic; | |
29 | void pic_set_irq(int irq, int level); | |
30 | void pic_set_irq_new(void *opaque, int irq, int level); | |
31 | qemu_irq *i8259_init(qemu_irq parent_irq); | |
32 | void pic_set_alt_irq_func(PicState2 *s, SetIRQFunc *alt_irq_func, | |
33 | void *alt_irq_opaque); | |
34 | int pic_read_irq(PicState2 *s); | |
35 | void pic_update_irq(PicState2 *s); | |
36 | uint32_t pic_intack_read(PicState2 *s); | |
37 | void pic_info(void); | |
38 | void irq_info(void); | |
39 | ||
40 | /* APIC */ | |
41 | typedef struct IOAPICState IOAPICState; | |
42 | ||
43 | int apic_init(CPUState *env); | |
44 | int apic_accept_pic_intr(CPUState *env); | |
1a7de94a | 45 | void apic_deliver_pic_intr(CPUState *env, int level); |
87ecb68b PB |
46 | int apic_get_interrupt(CPUState *env); |
47 | IOAPICState *ioapic_init(void); | |
48 | void ioapic_set_irq(void *opaque, int vector, int level); | |
49 | ||
50 | /* i8254.c */ | |
51 | ||
52 | #define PIT_FREQ 1193182 | |
53 | ||
54 | typedef struct PITState PITState; | |
55 | ||
56 | PITState *pit_init(int base, qemu_irq irq); | |
57 | void pit_set_gate(PITState *pit, int channel, int val); | |
58 | int pit_get_gate(PITState *pit, int channel); | |
59 | int pit_get_initial_count(PITState *pit, int channel); | |
60 | int pit_get_mode(PITState *pit, int channel); | |
61 | int pit_get_out(PITState *pit, int channel, int64_t current_time); | |
62 | ||
63 | /* vmport.c */ | |
26fb5e48 | 64 | void vmport_init(void); |
87ecb68b PB |
65 | void vmport_register(unsigned char command, IOPortReadFunc *func, void *opaque); |
66 | ||
67 | /* vmmouse.c */ | |
68 | void *vmmouse_init(void *m); | |
69 | ||
70 | /* pckbd.c */ | |
71 | ||
72 | void i8042_init(qemu_irq kbd_irq, qemu_irq mouse_irq, uint32_t io_base); | |
73 | void i8042_mm_init(qemu_irq kbd_irq, qemu_irq mouse_irq, | |
4efbe58f AJ |
74 | target_phys_addr_t base, ram_addr_t size, |
75 | target_phys_addr_t mask); | |
87ecb68b PB |
76 | |
77 | /* mc146818rtc.c */ | |
78 | ||
79 | typedef struct RTCState RTCState; | |
80 | ||
81 | RTCState *rtc_init(int base, qemu_irq irq); | |
82 | RTCState *rtc_mm_init(target_phys_addr_t base, int it_shift, qemu_irq irq); | |
83 | void rtc_set_memory(RTCState *s, int addr, int val); | |
84 | void rtc_set_date(RTCState *s, const struct tm *tm); | |
0bacd130 | 85 | void cmos_set_s3_resume(void); |
87ecb68b PB |
86 | |
87 | /* pc.c */ | |
88 | extern int fd_bootchk; | |
89 | ||
90 | void ioport_set_a20(int enable); | |
91 | int ioport_get_a20(void); | |
92 | ||
93 | /* acpi.c */ | |
94 | extern int acpi_enabled; | |
cf7a2fe2 AJ |
95 | i2c_bus *piix4_pm_init(PCIBus *bus, int devfn, uint32_t smb_io_base, |
96 | qemu_irq sci_irq); | |
87ecb68b PB |
97 | void piix4_smbus_register_device(SMBusDevice *dev, uint8_t addr); |
98 | void acpi_bios_init(void); | |
99 | ||
100 | /* pcspk.c */ | |
101 | void pcspk_init(PITState *); | |
102 | int pcspk_audio_init(AudioState *, qemu_irq *pic); | |
103 | ||
104 | /* piix_pci.c */ | |
105 | PCIBus *i440fx_init(PCIDevice **pi440fx_state, qemu_irq *pic); | |
106 | void i440fx_set_smm(PCIDevice *d, int val); | |
107 | int piix3_init(PCIBus *bus, int devfn); | |
108 | void i440fx_init_memory_mappings(PCIDevice *d); | |
109 | ||
b1d8e52e | 110 | extern PCIDevice *piix4_dev; |
87ecb68b PB |
111 | int piix4_init(PCIBus *bus, int devfn); |
112 | ||
113 | /* vga.c */ | |
cb5a7aa8 | 114 | enum vga_retrace_method { |
115 | VGA_RETRACE_DUMB, | |
116 | VGA_RETRACE_PRECISE | |
117 | }; | |
118 | ||
119 | extern enum vga_retrace_method vga_retrace_method; | |
87ecb68b PB |
120 | |
121 | #ifndef TARGET_SPARC | |
122 | #define VGA_RAM_SIZE (8192 * 1024) | |
123 | #else | |
124 | #define VGA_RAM_SIZE (9 * 1024 * 1024) | |
125 | #endif | |
126 | ||
127 | int isa_vga_init(DisplayState *ds, uint8_t *vga_ram_base, | |
128 | unsigned long vga_ram_offset, int vga_ram_size); | |
129 | int pci_vga_init(PCIBus *bus, DisplayState *ds, uint8_t *vga_ram_base, | |
130 | unsigned long vga_ram_offset, int vga_ram_size, | |
131 | unsigned long vga_bios_offset, int vga_bios_size); | |
132 | int isa_vga_mm_init(DisplayState *ds, uint8_t *vga_ram_base, | |
133 | unsigned long vga_ram_offset, int vga_ram_size, | |
134 | target_phys_addr_t vram_base, target_phys_addr_t ctrl_base, | |
135 | int it_shift); | |
136 | ||
137 | /* cirrus_vga.c */ | |
138 | void pci_cirrus_vga_init(PCIBus *bus, DisplayState *ds, uint8_t *vga_ram_base, | |
4efe2755 | 139 | ram_addr_t vga_ram_offset, int vga_ram_size); |
87ecb68b | 140 | void isa_cirrus_vga_init(DisplayState *ds, uint8_t *vga_ram_base, |
4efe2755 | 141 | ram_addr_t vga_ram_offset, int vga_ram_size); |
87ecb68b PB |
142 | |
143 | /* ide.c */ | |
144 | void isa_ide_init(int iobase, int iobase2, qemu_irq irq, | |
145 | BlockDriverState *hd0, BlockDriverState *hd1); | |
146 | void pci_cmd646_ide_init(PCIBus *bus, BlockDriverState **hd_table, | |
147 | int secondary_ide_enabled); | |
148 | void pci_piix3_ide_init(PCIBus *bus, BlockDriverState **hd_table, int devfn, | |
149 | qemu_irq *pic); | |
150 | void pci_piix4_ide_init(PCIBus *bus, BlockDriverState **hd_table, int devfn, | |
151 | qemu_irq *pic); | |
152 | ||
153 | /* ne2000.c */ | |
154 | ||
155 | void isa_ne2000_init(int base, qemu_irq irq, NICInfo *nd); | |
156 | ||
157 | #endif |