]> git.proxmox.com Git - mirror_qemu.git/blame - hw/petalogix_s3adsp1800_mmu.c
m68k hw/: Don't use CPUState
[mirror_qemu.git] / hw / petalogix_s3adsp1800_mmu.c
CommitLineData
6a8b1ae2
EI
1/*
2 * Model of Petalogix linux reference design targeting Xilinx Spartan 3ADSP-1800
3 * boards.
4 *
5 * Copyright (c) 2009 Edgar E. Iglesias.
6 *
7 * Permission is hereby granted, free of charge, to any person obtaining a copy
8 * of this software and associated documentation files (the "Software"), to deal
9 * in the Software without restriction, including without limitation the rights
10 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
11 * copies of the Software, and to permit persons to whom the Software is
12 * furnished to do so, subject to the following conditions:
13 *
14 * The above copyright notice and this permission notice shall be included in
15 * all copies or substantial portions of the Software.
16 *
17 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
18 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
19 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
20 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
21 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
22 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
23 * THE SOFTWARE.
24 */
25
26#include "sysbus.h"
27#include "hw.h"
28#include "net.h"
29#include "flash.h"
30#include "sysemu.h"
31#include "devices.h"
32#include "boards.h"
6a8b1ae2 33#include "xilinx.h"
2446333c 34#include "blockdev.h"
589f0aad 35#include "exec-memory.h"
6a8b1ae2 36
d94e7434 37#include "microblaze_boot.h"
b861b741
PC
38#include "microblaze_pic_cpu.h"
39
6a8b1ae2
EI
40#define LMB_BRAM_SIZE (128 * 1024)
41#define FLASH_SIZE (16 * 1024 * 1024)
42
6a8b1ae2 43#define BINARY_DEVICE_TREE_FILE "petalogix-s3adsp1800.dtb"
409dbce5 44
cba1fd36
PC
45#define MEMORY_BASEADDR 0x90000000
46#define FLASH_BASEADDR 0xa0000000
47#define INTC_BASEADDR 0x81800000
48#define TIMER_BASEADDR 0x83c00000
49#define UARTLITE_BASEADDR 0x84000000
50#define ETHLITE_BASEADDR 0x81000000
51
1f28fac8
PC
52static void machine_cpu_reset(CPUState *env)
53{
54 /* FIXME: move to machine specfic cpu reset */
55 env->pvr.regs[10] = 0x0c000000; /* spartan 3a dsp family. */
56}
57
6a8b1ae2 58static void
c227f099 59petalogix_s3adsp1800_init(ram_addr_t ram_size,
6a8b1ae2
EI
60 const char *boot_device,
61 const char *kernel_filename,
62 const char *kernel_cmdline,
63 const char *initrd_filename, const char *cpu_model)
64{
65 DeviceState *dev;
66 CPUState *env;
751c6a17 67 DriveInfo *dinfo;
6a8b1ae2 68 int i;
cba1fd36 69 target_phys_addr_t ddr_base = MEMORY_BASEADDR;
589f0aad
AK
70 MemoryRegion *phys_lmb_bram = g_new(MemoryRegion, 1);
71 MemoryRegion *phys_ram = g_new(MemoryRegion, 1);
6a8b1ae2 72 qemu_irq irq[32], *cpu_irq;
589f0aad 73 MemoryRegion *sysmem = get_system_memory();
6a8b1ae2
EI
74
75 /* init CPUs */
76 if (cpu_model == NULL) {
77 cpu_model = "microblaze";
78 }
79 env = cpu_init(cpu_model);
80
6a8b1ae2 81 /* Attach emulated BRAM through the LMB. */
c5705a77 82 memory_region_init_ram(phys_lmb_bram,
589f0aad 83 "petalogix_s3adsp1800.lmb_bram", LMB_BRAM_SIZE);
c5705a77 84 vmstate_register_ram_global(phys_lmb_bram);
589f0aad 85 memory_region_add_subregion(sysmem, 0x00000000, phys_lmb_bram);
6a8b1ae2 86
c5705a77
AK
87 memory_region_init_ram(phys_ram, "petalogix_s3adsp1800.ram", ram_size);
88 vmstate_register_ram_global(phys_ram);
589f0aad 89 memory_region_add_subregion(sysmem, ddr_base, phys_ram);
6a8b1ae2 90
751c6a17 91 dinfo = drive_get(IF_PFLASH, 0, 0);
cba1fd36 92 pflash_cfi01_register(FLASH_BASEADDR,
cfe5f011 93 NULL, "petalogix_s3adsp1800.flash", FLASH_SIZE,
751c6a17 94 dinfo ? dinfo->bdrv : NULL, (64 * 1024),
6a8b1ae2 95 FLASH_SIZE >> 16,
01e0451a 96 1, 0x89, 0x18, 0x0000, 0x0, 1);
6a8b1ae2
EI
97
98 cpu_irq = microblaze_pic_init_cpu(env);
cba1fd36 99 dev = xilinx_intc_create(INTC_BASEADDR, cpu_irq[0], 2);
6a8b1ae2
EI
100 for (i = 0; i < 32; i++) {
101 irq[i] = qdev_get_gpio_in(dev, i);
102 }
103
cba1fd36 104 sysbus_create_simple("xilinx,uartlite", UARTLITE_BASEADDR, irq[3]);
6a8b1ae2 105 /* 2 timers at irq 2 @ 62 Mhz. */
cba1fd36
PC
106 xilinx_timer_create(TIMER_BASEADDR, irq[0], 2, 62 * 1000000);
107 xilinx_ethlite_create(&nd_table[0], ETHLITE_BASEADDR, irq[1], 0, 0);
6a8b1ae2 108
d94e7434 109 microblaze_load_kernel(env, ddr_base, ram_size,
1f28fac8 110 BINARY_DEVICE_TREE_FILE, machine_cpu_reset);
6a8b1ae2
EI
111}
112
113static QEMUMachine petalogix_s3adsp1800_machine = {
114 .name = "petalogix-s3adsp1800",
73ad9e62 115 .desc = "PetaLogix linux refdesign for xilinx Spartan 3ADSP1800",
6a8b1ae2
EI
116 .init = petalogix_s3adsp1800_init,
117 .is_default = 1
118};
119
120static void petalogix_s3adsp1800_machine_init(void)
121{
122 qemu_register_machine(&petalogix_s3adsp1800_machine);
123}
124
125machine_init(petalogix_s3adsp1800_machine_init);