]> git.proxmox.com Git - mirror_qemu.git/blame - hw/ppc/pnv_psi.c
projects / mirror_qemu.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
ppc/pnv: Introduce PnvPsiClass::compat
[mirror_qemu.git] / hw / ppc / pnv_psi.c
CommitLineData
54f59d78
CLG		 1/*
2 * QEMU PowerPC PowerNV Processor Service Interface (PSI) model
3 *
4 * Copyright (c) 2015-2017, IBM Corporation.
5 *
6 * This library is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU Lesser General Public
8 * License as published by the Free Software Foundation; either
9 * version 2 of the License, or (at your option) any later version.
10 *
11 * This library is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 * Lesser General Public License for more details.
15 *
16 * You should have received a copy of the GNU Lesser General Public
17 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
18 */
19
20#include "qemu/osdep.h"
64552b6b 21#include "hw/irq.h"
54f59d78
CLG		 22#include "target/ppc/cpu.h"
23#include "qemu/log.h"
0b8fa32f 24#include "qemu/module.h"
71e8a915 25#include "sysemu/reset.h"
54f59d78 26#include "qapi/error.h"
c38536bc 27#include "monitor/monitor.h"
54f59d78
CLG		 28
29#include "exec/address-spaces.h"
30
31#include "hw/ppc/fdt.h"
32#include "hw/ppc/pnv.h"
33#include "hw/ppc/pnv_xscom.h"
a27bd6c7 34#include "hw/qdev-properties.h"
54f59d78
CLG		 35#include "hw/ppc/pnv_psi.h"
36
37#include <libfdt.h>
38
39#define PSIHB_XSCOM_FIR_RW 0x00
40#define PSIHB_XSCOM_FIR_AND 0x01
41#define PSIHB_XSCOM_FIR_OR 0x02
42#define PSIHB_XSCOM_FIRMASK_RW 0x03
43#define PSIHB_XSCOM_FIRMASK_AND 0x04
44#define PSIHB_XSCOM_FIRMASK_OR 0x05
45#define PSIHB_XSCOM_FIRACT0 0x06
46#define PSIHB_XSCOM_FIRACT1 0x07
47
48/* Host Bridge Base Address Register */
49#define PSIHB_XSCOM_BAR 0x0a
50#define PSIHB_BAR_EN 0x0000000000000001ull
51
52/* FSP Base Address Register */
53#define PSIHB_XSCOM_FSPBAR 0x0b
54
55/* PSI Host Bridge Control/Status Register */
56#define PSIHB_XSCOM_CR 0x0e
57#define PSIHB_CR_FSP_CMD_ENABLE 0x8000000000000000ull
58#define PSIHB_CR_FSP_MMIO_ENABLE 0x4000000000000000ull
59#define PSIHB_CR_FSP_IRQ_ENABLE 0x1000000000000000ull
60#define PSIHB_CR_FSP_ERR_RSP_ENABLE 0x0800000000000000ull
61#define PSIHB_CR_PSI_LINK_ENABLE 0x0400000000000000ull
62#define PSIHB_CR_FSP_RESET 0x0200000000000000ull
63#define PSIHB_CR_PSIHB_RESET 0x0100000000000000ull
64#define PSIHB_CR_PSI_IRQ 0x0000800000000000ull
65#define PSIHB_CR_FSP_IRQ 0x0000400000000000ull
66#define PSIHB_CR_FSP_LINK_ACTIVE 0x0000200000000000ull
67#define PSIHB_CR_IRQ_CMD_EXPECT 0x0000010000000000ull
68 /* and more ... */
69
70/* PSIHB Status / Error Mask Register */
71#define PSIHB_XSCOM_SEMR 0x0f
72
73/* XIVR, to signal interrupts to the CEC firmware. more XIVR below. */
74#define PSIHB_XSCOM_XIVR_FSP 0x10
75#define PSIHB_XIVR_SERVER_SH 40
76#define PSIHB_XIVR_SERVER_MSK (0xffffull << PSIHB_XIVR_SERVER_SH)
77#define PSIHB_XIVR_PRIO_SH 32
78#define PSIHB_XIVR_PRIO_MSK (0xffull << PSIHB_XIVR_PRIO_SH)
79#define PSIHB_XIVR_SRC_SH 29
80#define PSIHB_XIVR_SRC_MSK (0x7ull << PSIHB_XIVR_SRC_SH)
81#define PSIHB_XIVR_PENDING 0x01000000ull
82
83/* PSI Host Bridge Set Control/ Status Register */
84#define PSIHB_XSCOM_SCR 0x12
85
86/* PSI Host Bridge Clear Control/ Status Register */
87#define PSIHB_XSCOM_CCR 0x13
88
89/* DMA Upper Address Register */
90#define PSIHB_XSCOM_DMA_UPADD 0x14
91
92/* Interrupt Status */
93#define PSIHB_XSCOM_IRQ_STAT 0x15
94#define PSIHB_IRQ_STAT_OCC 0x0000001000000000ull
95#define PSIHB_IRQ_STAT_FSI 0x0000000800000000ull
96#define PSIHB_IRQ_STAT_LPCI2C 0x0000000400000000ull
97#define PSIHB_IRQ_STAT_LOCERR 0x0000000200000000ull
98#define PSIHB_IRQ_STAT_EXT 0x0000000100000000ull
99
100/* remaining XIVR */
101#define PSIHB_XSCOM_XIVR_OCC 0x16
102#define PSIHB_XSCOM_XIVR_FSI 0x17
103#define PSIHB_XSCOM_XIVR_LPCI2C 0x18
104#define PSIHB_XSCOM_XIVR_LOCERR 0x19
105#define PSIHB_XSCOM_XIVR_EXT 0x1a
106
107/* Interrupt Requester Source Compare Register */
108#define PSIHB_XSCOM_IRSN 0x1b
109#define PSIHB_IRSN_COMP_SH 45
110#define PSIHB_IRSN_COMP_MSK (0x7ffffull << PSIHB_IRSN_COMP_SH)
111#define PSIHB_IRSN_IRQ_MUX 0x0000000800000000ull
112#define PSIHB_IRSN_IRQ_RESET 0x0000000400000000ull
113#define PSIHB_IRSN_DOWNSTREAM_EN 0x0000000200000000ull
114#define PSIHB_IRSN_UPSTREAM_EN 0x0000000100000000ull
115#define PSIHB_IRSN_COMPMASK_SH 13
116#define PSIHB_IRSN_COMPMASK_MSK (0x7ffffull << PSIHB_IRSN_COMPMASK_SH)
117
118#define PSIHB_BAR_MASK 0x0003fffffff00000ull
119#define PSIHB_FSPBAR_MASK 0x0003ffff00000000ull
120
c38536bc
CLG		 121#define PSIHB9_BAR_MASK 0x00fffffffff00000ull
122#define PSIHB9_FSPBAR_MASK 0x00ffffff00000000ull
123
029699aa
CLG		 124#define PSIHB_REG(addr) (((addr) >> 3) + PSIHB_XSCOM_BAR)
125
54f59d78
CLG		 126static void pnv_psi_set_bar(PnvPsi *psi, uint64_t bar)
127{
ae856055 128 PnvPsiClass *ppc = PNV_PSI_GET_CLASS(psi);
54f59d78
CLG		 129 MemoryRegion *sysmem = get_system_memory();
130 uint64_t old = psi->regs[PSIHB_XSCOM_BAR];
131
ae856055 132 psi->regs[PSIHB_XSCOM_BAR] = bar & (ppc->bar_mask | PSIHB_BAR_EN);
54f59d78
CLG		 133
134 /* Update MR, always remove it first */
135 if (old & PSIHB_BAR_EN) {
136 memory_region_del_subregion(sysmem, &psi->regs_mr);
137 }
138
139 /* Then add it back if needed */
140 if (bar & PSIHB_BAR_EN) {
ae856055 141 uint64_t addr = bar & ppc->bar_mask;
54f59d78
CLG		 142 memory_region_add_subregion(sysmem, addr, &psi->regs_mr);
143 }
144}
145
146static void pnv_psi_update_fsp_mr(PnvPsi *psi)
147{
148 /* TODO: Update FSP MR if/when we support FSP BAR */
149}
150
151static void pnv_psi_set_cr(PnvPsi *psi, uint64_t cr)
152{
153 uint64_t old = psi->regs[PSIHB_XSCOM_CR];
154
155 psi->regs[PSIHB_XSCOM_CR] = cr;
156
157 /* Check some bit changes */
158 if ((old ^ psi->regs[PSIHB_XSCOM_CR]) & PSIHB_CR_FSP_MMIO_ENABLE) {
159 pnv_psi_update_fsp_mr(psi);
160 }
161}
162
163static void pnv_psi_set_irsn(PnvPsi *psi, uint64_t val)
164{
ae856055 165 ICSState *ics = &PNV8_PSI(psi)->ics;
54f59d78
CLG		 166
167 /* In this model we ignore the up/down enable bits for now
168 * as SW doesn't use them (other than setting them at boot).
169 * We ignore IRQ_MUX, its meaning isn't clear and we don't use
170 * it and finally we ignore reset (XXX fix that ?)
171 */
172 psi->regs[PSIHB_XSCOM_IRSN] = val & (PSIHB_IRSN_COMP_MSK |
173 PSIHB_IRSN_IRQ_MUX |
174 PSIHB_IRSN_IRQ_RESET |
175 PSIHB_IRSN_DOWNSTREAM_EN |
176 PSIHB_IRSN_UPSTREAM_EN);
177
178 /* We ignore the compare mask as well, our ICS emulation is too
179 * simplistic to make any use if it, and we extract the offset
180 * from the compare value
181 */
182 ics->offset = (val & PSIHB_IRSN_COMP_MSK) >> PSIHB_IRSN_COMP_SH;
183}
184
185/*
186 * FSP and PSI interrupts are muxed under the same number.
187 */
188static const uint32_t xivr_regs[] = {
189 [PSIHB_IRQ_PSI] = PSIHB_XSCOM_XIVR_FSP,
190 [PSIHB_IRQ_FSP] = PSIHB_XSCOM_XIVR_FSP,
191 [PSIHB_IRQ_OCC] = PSIHB_XSCOM_XIVR_OCC,
192 [PSIHB_IRQ_FSI] = PSIHB_XSCOM_XIVR_FSI,
193 [PSIHB_IRQ_LPC_I2C] = PSIHB_XSCOM_XIVR_LPCI2C,
194 [PSIHB_IRQ_LOCAL_ERR] = PSIHB_XSCOM_XIVR_LOCERR,
195 [PSIHB_IRQ_EXTERNAL] = PSIHB_XSCOM_XIVR_EXT,
196};
197
198static const uint32_t stat_regs[] = {
199 [PSIHB_IRQ_PSI] = PSIHB_XSCOM_CR,
200 [PSIHB_IRQ_FSP] = PSIHB_XSCOM_CR,
201 [PSIHB_IRQ_OCC] = PSIHB_XSCOM_IRQ_STAT,
202 [PSIHB_IRQ_FSI] = PSIHB_XSCOM_IRQ_STAT,
203 [PSIHB_IRQ_LPC_I2C] = PSIHB_XSCOM_IRQ_STAT,
204 [PSIHB_IRQ_LOCAL_ERR] = PSIHB_XSCOM_IRQ_STAT,
205 [PSIHB_IRQ_EXTERNAL] = PSIHB_XSCOM_IRQ_STAT,
206};
207
208static const uint64_t stat_bits[] = {
209 [PSIHB_IRQ_PSI] = PSIHB_CR_PSI_IRQ,
210 [PSIHB_IRQ_FSP] = PSIHB_CR_FSP_IRQ,
211 [PSIHB_IRQ_OCC] = PSIHB_IRQ_STAT_OCC,
212 [PSIHB_IRQ_FSI] = PSIHB_IRQ_STAT_FSI,
213 [PSIHB_IRQ_LPC_I2C] = PSIHB_IRQ_STAT_LPCI2C,
214 [PSIHB_IRQ_LOCAL_ERR] = PSIHB_IRQ_STAT_LOCERR,
215 [PSIHB_IRQ_EXTERNAL] = PSIHB_IRQ_STAT_EXT,
216};
217
ae856055
CLG		 218void pnv_psi_irq_set(PnvPsi *psi, int irq, bool state)
219{
220 PNV_PSI_GET_CLASS(psi)->irq_set(psi, irq, state);
221}
222
223static void pnv_psi_power8_irq_set(PnvPsi *psi, int irq, bool state)
54f59d78 224{
54f59d78
CLG		 225 uint32_t xivr_reg;
226 uint32_t stat_reg;
227 uint32_t src;
228 bool masked;
229
230 if (irq > PSIHB_IRQ_EXTERNAL) {
231 qemu_log_mask(LOG_GUEST_ERROR, "PSI: Unsupported irq %d\n", irq);
232 return;
233 }
234
235 xivr_reg = xivr_regs[irq];
236 stat_reg = stat_regs[irq];
237
238 src = (psi->regs[xivr_reg] & PSIHB_XIVR_SRC_MSK) >> PSIHB_XIVR_SRC_SH;
239 if (state) {
240 psi->regs[stat_reg] |= stat_bits[irq];
241 /* TODO: optimization, check mask here. That means
242 * re-evaluating when unmasking
243 */
f8df9003 244 qemu_irq_raise(psi->qirqs[src]);
54f59d78
CLG		 245 } else {
246 psi->regs[stat_reg] &= ~stat_bits[irq];
247
248 /* FSP and PSI are muxed so don't lower if either is still set */
249 if (stat_reg != PSIHB_XSCOM_CR ||
250 !(psi->regs[stat_reg] & (PSIHB_CR_PSI_IRQ | PSIHB_CR_FSP_IRQ))) {
f8df9003 251 qemu_irq_lower(psi->qirqs[src]);
54f59d78
CLG		 252 } else {
253 state = true;
254 }
255 }
256
257 /* Note about the emulation of the pending bit: This isn't
258 * entirely correct. The pending bit should be cleared when the
259 * EOI has been received. However, we don't have callbacks on EOI
260 * (especially not under KVM) so no way to emulate that properly,
261 * so instead we just set that bit as the logical "output" of the
262 * XIVR (ie pending & !masked)
263 *
264 * CLG: We could define a new ICS object with a custom eoi()
265 * handler to clear the pending bit. But I am not sure this would
266 * be useful for the software anyhow.
267 */
268 masked = (psi->regs[xivr_reg] & PSIHB_XIVR_PRIO_MSK) == PSIHB_XIVR_PRIO_MSK;
269 if (state && !masked) {
270 psi->regs[xivr_reg] |= PSIHB_XIVR_PENDING;
271 } else {
272 psi->regs[xivr_reg] &= ~PSIHB_XIVR_PENDING;
273 }
274}
275
276static void pnv_psi_set_xivr(PnvPsi *psi, uint32_t reg, uint64_t val)
277{
ae856055 278 ICSState *ics = &PNV8_PSI(psi)->ics;
54f59d78
CLG		 279 uint16_t server;
280 uint8_t prio;
281 uint8_t src;
282
283 psi->regs[reg] = (psi->regs[reg] & PSIHB_XIVR_PENDING) |
284 (val & (PSIHB_XIVR_SERVER_MSK |
285 PSIHB_XIVR_PRIO_MSK |
286 PSIHB_XIVR_SRC_MSK));
287 val = psi->regs[reg];
288 server = (val & PSIHB_XIVR_SERVER_MSK) >> PSIHB_XIVR_SERVER_SH;
289 prio = (val & PSIHB_XIVR_PRIO_MSK) >> PSIHB_XIVR_PRIO_SH;
290 src = (val & PSIHB_XIVR_SRC_MSK) >> PSIHB_XIVR_SRC_SH;
291
292 if (src >= PSI_NUM_INTERRUPTS) {
293 qemu_log_mask(LOG_GUEST_ERROR, "PSI: Unsupported irq %d\n", src);
294 return;
295 }
296
297 /* Remove pending bit if the IRQ is masked */
298 if ((psi->regs[reg] & PSIHB_XIVR_PRIO_MSK) == PSIHB_XIVR_PRIO_MSK) {
299 psi->regs[reg] &= ~PSIHB_XIVR_PENDING;
300 }
301
302 /* The low order 2 bits are the link pointer (Type II interrupts).
303 * Shift back to get a valid IRQ server.
304 */
305 server >>= 2;
306
307 /* Now because of source remapping, weird things can happen
308 * if you change the source number dynamically, our simple ICS
309 * doesn't deal with remapping. So we just poke a different
310 * ICS entry based on what source number was written. This will
311 * do for now but a more accurate implementation would instead
312 * use a fixed server/prio and a remapper of the generated irq.
313 */
28976c99 314 ics_write_xive(ics, src, server, prio, prio);
54f59d78
CLG		 315}
316
317static uint64_t pnv_psi_reg_read(PnvPsi *psi, uint32_t offset, bool mmio)
318{
319 uint64_t val = 0xffffffffffffffffull;
320
321 switch (offset) {
322 case PSIHB_XSCOM_FIR_RW:
323 case PSIHB_XSCOM_FIRACT0:
324 case PSIHB_XSCOM_FIRACT1:
325 case PSIHB_XSCOM_BAR:
326 case PSIHB_XSCOM_FSPBAR:
327 case PSIHB_XSCOM_CR:
328 case PSIHB_XSCOM_XIVR_FSP:
329 case PSIHB_XSCOM_XIVR_OCC:
330 case PSIHB_XSCOM_XIVR_FSI:
331 case PSIHB_XSCOM_XIVR_LPCI2C:
332 case PSIHB_XSCOM_XIVR_LOCERR:
333 case PSIHB_XSCOM_XIVR_EXT:
334 case PSIHB_XSCOM_IRQ_STAT:
335 case PSIHB_XSCOM_SEMR:
336 case PSIHB_XSCOM_DMA_UPADD:
337 case PSIHB_XSCOM_IRSN:
338 val = psi->regs[offset];
339 break;
340 default:
cdbaf8cd 341 qemu_log_mask(LOG_UNIMP, "PSI: read at 0x%" PRIx32 "\n", offset);
54f59d78
CLG		 342 }
343 return val;
344}
345
346static void pnv_psi_reg_write(PnvPsi *psi, uint32_t offset, uint64_t val,
347 bool mmio)
348{
349 switch (offset) {
350 case PSIHB_XSCOM_FIR_RW:
351 case PSIHB_XSCOM_FIRACT0:
352 case PSIHB_XSCOM_FIRACT1:
353 case PSIHB_XSCOM_SEMR:
354 case PSIHB_XSCOM_DMA_UPADD:
355 psi->regs[offset] = val;
356 break;
357 case PSIHB_XSCOM_FIR_OR:
358 psi->regs[PSIHB_XSCOM_FIR_RW] |= val;
359 break;
360 case PSIHB_XSCOM_FIR_AND:
361 psi->regs[PSIHB_XSCOM_FIR_RW] &= val;
362 break;
363 case PSIHB_XSCOM_BAR:
364 /* Only XSCOM can write this one */
365 if (!mmio) {
366 pnv_psi_set_bar(psi, val);
367 } else {
368 qemu_log_mask(LOG_GUEST_ERROR, "PSI: invalid write of BAR\n");
369 }
370 break;
371 case PSIHB_XSCOM_FSPBAR:
372 psi->regs[PSIHB_XSCOM_FSPBAR] = val & PSIHB_FSPBAR_MASK;
373 pnv_psi_update_fsp_mr(psi);
374 break;
375 case PSIHB_XSCOM_CR:
376 pnv_psi_set_cr(psi, val);
377 break;
378 case PSIHB_XSCOM_SCR:
379 pnv_psi_set_cr(psi, psi->regs[PSIHB_XSCOM_CR] | val);
380 break;
381 case PSIHB_XSCOM_CCR:
382 pnv_psi_set_cr(psi, psi->regs[PSIHB_XSCOM_CR] & ~val);
383 break;
384 case PSIHB_XSCOM_XIVR_FSP:
385 case PSIHB_XSCOM_XIVR_OCC:
386 case PSIHB_XSCOM_XIVR_FSI:
387 case PSIHB_XSCOM_XIVR_LPCI2C:
388 case PSIHB_XSCOM_XIVR_LOCERR:
389 case PSIHB_XSCOM_XIVR_EXT:
390 pnv_psi_set_xivr(psi, offset, val);
391 break;
392 case PSIHB_XSCOM_IRQ_STAT:
393 /* Read only */
394 qemu_log_mask(LOG_GUEST_ERROR, "PSI: invalid write of IRQ_STAT\n");
395 break;
396 case PSIHB_XSCOM_IRSN:
397 pnv_psi_set_irsn(psi, val);
398 break;
399 default:
cdbaf8cd 400 qemu_log_mask(LOG_UNIMP, "PSI: write at 0x%" PRIx32 "\n", offset);
54f59d78
CLG		 401 }
402}
403
404/*
405 * The values of the registers when accessed through the MMIO region
406 * follow the relation : xscom = (mmio + 0x50) >> 3
407 */
408static uint64_t pnv_psi_mmio_read(void *opaque, hwaddr addr, unsigned size)
409{
029699aa 410 return pnv_psi_reg_read(opaque, PSIHB_REG(addr), true);
54f59d78
CLG		 411}
412
413static void pnv_psi_mmio_write(void *opaque, hwaddr addr,
414 uint64_t val, unsigned size)
415{
029699aa 416 pnv_psi_reg_write(opaque, PSIHB_REG(addr), val, true);
54f59d78
CLG		 417}
418
419static const MemoryRegionOps psi_mmio_ops = {
420 .read = pnv_psi_mmio_read,
421 .write = pnv_psi_mmio_write,
422 .endianness = DEVICE_BIG_ENDIAN,
423 .valid = {
424 .min_access_size = 8,
425 .max_access_size = 8,
426 },
427 .impl = {
428 .min_access_size = 8,
429 .max_access_size = 8,
430 },
431};
432
433static uint64_t pnv_psi_xscom_read(void *opaque, hwaddr addr, unsigned size)
434{
435 return pnv_psi_reg_read(opaque, addr >> 3, false);
436}
437
438static void pnv_psi_xscom_write(void *opaque, hwaddr addr,
439 uint64_t val, unsigned size)
440{
441 pnv_psi_reg_write(opaque, addr >> 3, val, false);
442}
443
444static const MemoryRegionOps pnv_psi_xscom_ops = {
445 .read = pnv_psi_xscom_read,
446 .write = pnv_psi_xscom_write,
447 .endianness = DEVICE_BIG_ENDIAN,
448 .valid = {
449 .min_access_size = 8,
450 .max_access_size = 8,
451 },
452 .impl = {
453 .min_access_size = 8,
454 .max_access_size = 8,
455 }
456};
457
f7eb6a0a
CLG		 458static void pnv_psi_reset(void *dev)
459{
460 PnvPsi *psi = PNV_PSI(dev);
461
462 memset(psi->regs, 0x0, sizeof(psi->regs));
463
464 psi->regs[PSIHB_XSCOM_BAR] = psi->bar | PSIHB_BAR_EN;
465}
466
ae856055 467static void pnv_psi_power8_instance_init(Object *obj)
54f59d78 468{
ae856055 469 Pnv8Psi *psi8 = PNV8_PSI(obj);
54f59d78 470
ae856055 471 object_initialize_child(obj, "ics-psi", &psi8->ics, sizeof(psi8->ics),
642e9271 472 TYPE_ICS, &error_abort, NULL);
54f59d78
CLG		 473}
474
475static const uint8_t irq_to_xivr[] = {
476 PSIHB_XSCOM_XIVR_FSP,
477 PSIHB_XSCOM_XIVR_OCC,
478 PSIHB_XSCOM_XIVR_FSI,
479 PSIHB_XSCOM_XIVR_LPCI2C,
480 PSIHB_XSCOM_XIVR_LOCERR,
481 PSIHB_XSCOM_XIVR_EXT,
482};
483
ae856055 484static void pnv_psi_power8_realize(DeviceState *dev, Error **errp)
54f59d78
CLG		 485{
486 PnvPsi *psi = PNV_PSI(dev);
ae856055 487 ICSState *ics = &PNV8_PSI(psi)->ics;
54f59d78
CLG		 488 Object *obj;
489 Error *err = NULL;
490 unsigned int i;
491
492 obj = object_property_get_link(OBJECT(dev), "xics", &err);
493 if (!obj) {
494 error_setg(errp, "%s: required link 'xics' not found: %s",
495 __func__, error_get_pretty(err));
496 return;
497 }
498
499 /* Create PSI interrupt control source */
b015a980 500 object_property_set_link(OBJECT(ics), obj, ICS_PROP_XICS, &error_abort);
54f59d78
CLG		 501 object_property_set_int(OBJECT(ics), PSI_NUM_INTERRUPTS, "nr-irqs", &err);
502 if (err) {
503 error_propagate(errp, err);
504 return;
505 }
506 object_property_set_bool(OBJECT(ics), true, "realized", &err);
507 if (err) {
508 error_propagate(errp, err);
509 return;
510 }
511
512 for (i = 0; i < ics->nr_irqs; i++) {
513 ics_set_irq_type(ics, i, true);
514 }
515
28976c99 516 psi->qirqs = qemu_allocate_irqs(ics_set_irq, ics, ics->nr_irqs);
f8df9003 517
54f59d78
CLG		 518 /* XSCOM region for PSI registers */
519 pnv_xscom_region_init(&psi->xscom_regs, OBJECT(dev), &pnv_psi_xscom_ops,
520 psi, "xscom-psi", PNV_XSCOM_PSIHB_SIZE);
521
522 /* Initialize MMIO region */
523 memory_region_init_io(&psi->regs_mr, OBJECT(dev), &psi_mmio_ops, psi,
524 "psihb", PNV_PSIHB_SIZE);
525
526 /* Default BAR for MMIO region */
527 pnv_psi_set_bar(psi, psi->bar | PSIHB_BAR_EN);
528
529 /* Default sources in XIVR */
530 for (i = 0; i < PSI_NUM_INTERRUPTS; i++) {
531 uint8_t xivr = irq_to_xivr[i];
532 psi->regs[xivr] = PSIHB_XIVR_PRIO_MSK |
533 ((uint64_t) i << PSIHB_XIVR_SRC_SH);
534 }
f7eb6a0a
CLG		 535
536 qemu_register_reset(pnv_psi_reset, dev);
54f59d78
CLG		 537}
538
b168a138 539static int pnv_psi_dt_xscom(PnvXScomInterface *dev, void *fdt, int xscom_offset)
54f59d78 540{
ae856055 541 PnvPsiClass *ppc = PNV_PSI_GET_CLASS(dev);
54f59d78
CLG		 542 char *name;
543 int offset;
54f59d78 544 uint32_t reg[] = {
ae856055
CLG		 545 cpu_to_be32(ppc->xscom_pcba),
546 cpu_to_be32(ppc->xscom_size)
54f59d78
CLG		 547 };
548
ae856055 549 name = g_strdup_printf("psihb@%x", ppc->xscom_pcba);
54f59d78
CLG		 550 offset = fdt_add_subnode(fdt, xscom_offset, name);
551 _FDT(offset);
552 g_free(name);
553
ae856055
CLG		 554 _FDT(fdt_setprop(fdt, offset, "reg", reg, sizeof(reg)));
555 _FDT(fdt_setprop_cell(fdt, offset, "#address-cells", 2));
556 _FDT(fdt_setprop_cell(fdt, offset, "#size-cells", 1));
41c4ef70
GK		 557 _FDT(fdt_setprop(fdt, offset, "compatible", ppc->compat,
558 ppc->compat_size));
54f59d78
CLG		 559 return 0;
560}
561
562static Property pnv_psi_properties[] = {
563 DEFINE_PROP_UINT64("bar", PnvPsi, bar, 0),
564 DEFINE_PROP_UINT64("fsp-bar", PnvPsi, fsp_bar, 0),
565 DEFINE_PROP_END_OF_LIST(),
566};
567
ae856055
CLG		 568static void pnv_psi_power8_class_init(ObjectClass *klass, void *data)
569{
570 DeviceClass *dc = DEVICE_CLASS(klass);
571 PnvPsiClass *ppc = PNV_PSI_CLASS(klass);
41c4ef70 572 static const char compat[] = "ibm,power8-psihb-x\0ibm,psihb-x";
ae856055
CLG		 573
574 dc->desc = "PowerNV PSI Controller POWER8";
575 dc->realize = pnv_psi_power8_realize;
576
577 ppc->chip_type = PNV_CHIP_POWER8;
578 ppc->xscom_pcba = PNV_XSCOM_PSIHB_BASE;
579 ppc->xscom_size = PNV_XSCOM_PSIHB_SIZE;
580 ppc->bar_mask = PSIHB_BAR_MASK;
581 ppc->irq_set = pnv_psi_power8_irq_set;
41c4ef70
GK		 582 ppc->compat = compat;
583 ppc->compat_size = sizeof(compat);
ae856055
CLG		 584}
585
586static const TypeInfo pnv_psi_power8_info = {
587 .name = TYPE_PNV8_PSI,
588 .parent = TYPE_PNV_PSI,
589 .instance_size = sizeof(Pnv8Psi),
590 .instance_init = pnv_psi_power8_instance_init,
591 .class_init = pnv_psi_power8_class_init,
592};
593
c38536bc
CLG		 594
595/* Common registers */
596
597#define PSIHB9_CR 0x20
598#define PSIHB9_SEMR 0x28
599
600/* P9 registers */
601
602#define PSIHB9_INTERRUPT_CONTROL 0x58
603#define PSIHB9_IRQ_METHOD PPC_BIT(0)
604#define PSIHB9_IRQ_RESET PPC_BIT(1)
605#define PSIHB9_ESB_CI_BASE 0x60
c5412b1d
CLG		 606#define PSIHB9_ESB_CI_64K PPC_BIT(1)
607#define PSIHB9_ESB_CI_ADDR_MASK PPC_BITMASK(8, 47)
608#define PSIHB9_ESB_CI_VALID PPC_BIT(63)
c38536bc 609#define PSIHB9_ESB_NOTIF_ADDR 0x68
c5412b1d
CLG		 610#define PSIHB9_ESB_NOTIF_ADDR_MASK PPC_BITMASK(8, 60)
611#define PSIHB9_ESB_NOTIF_VALID PPC_BIT(63)
c38536bc
CLG		 612#define PSIHB9_IVT_OFFSET 0x70
613#define PSIHB9_IVT_OFF_SHIFT 32
614
615#define PSIHB9_IRQ_LEVEL 0x78 /* assertion */
616#define PSIHB9_IRQ_LEVEL_PSI PPC_BIT(0)
617#define PSIHB9_IRQ_LEVEL_OCC PPC_BIT(1)
618#define PSIHB9_IRQ_LEVEL_FSI PPC_BIT(2)
619#define PSIHB9_IRQ_LEVEL_LPCHC PPC_BIT(3)
620#define PSIHB9_IRQ_LEVEL_LOCAL_ERR PPC_BIT(4)
621#define PSIHB9_IRQ_LEVEL_GLOBAL_ERR PPC_BIT(5)
622#define PSIHB9_IRQ_LEVEL_TPM PPC_BIT(6)
623#define PSIHB9_IRQ_LEVEL_LPC_SIRQ1 PPC_BIT(7)
624#define PSIHB9_IRQ_LEVEL_LPC_SIRQ2 PPC_BIT(8)
625#define PSIHB9_IRQ_LEVEL_LPC_SIRQ3 PPC_BIT(9)
626#define PSIHB9_IRQ_LEVEL_LPC_SIRQ4 PPC_BIT(10)
627#define PSIHB9_IRQ_LEVEL_SBE_I2C PPC_BIT(11)
628#define PSIHB9_IRQ_LEVEL_DIO PPC_BIT(12)
629#define PSIHB9_IRQ_LEVEL_PSU PPC_BIT(13)
630#define PSIHB9_IRQ_LEVEL_I2C_C PPC_BIT(14)
631#define PSIHB9_IRQ_LEVEL_I2C_D PPC_BIT(15)
632#define PSIHB9_IRQ_LEVEL_I2C_E PPC_BIT(16)
633#define PSIHB9_IRQ_LEVEL_SBE PPC_BIT(19)
634
635#define PSIHB9_IRQ_STAT 0x80 /* P bit */
636#define PSIHB9_IRQ_STAT_PSI PPC_BIT(0)
637#define PSIHB9_IRQ_STAT_OCC PPC_BIT(1)
638#define PSIHB9_IRQ_STAT_FSI PPC_BIT(2)
639#define PSIHB9_IRQ_STAT_LPCHC PPC_BIT(3)
640#define PSIHB9_IRQ_STAT_LOCAL_ERR PPC_BIT(4)
641#define PSIHB9_IRQ_STAT_GLOBAL_ERR PPC_BIT(5)
642#define PSIHB9_IRQ_STAT_TPM PPC_BIT(6)
643#define PSIHB9_IRQ_STAT_LPC_SIRQ1 PPC_BIT(7)
644#define PSIHB9_IRQ_STAT_LPC_SIRQ2 PPC_BIT(8)
645#define PSIHB9_IRQ_STAT_LPC_SIRQ3 PPC_BIT(9)
646#define PSIHB9_IRQ_STAT_LPC_SIRQ4 PPC_BIT(10)
647#define PSIHB9_IRQ_STAT_SBE_I2C PPC_BIT(11)
648#define PSIHB9_IRQ_STAT_DIO PPC_BIT(12)
649#define PSIHB9_IRQ_STAT_PSU PPC_BIT(13)
650
651static void pnv_psi_notify(XiveNotifier *xf, uint32_t srcno)
652{
653 PnvPsi *psi = PNV_PSI(xf);
654 uint64_t notif_port = psi->regs[PSIHB_REG(PSIHB9_ESB_NOTIF_ADDR)];
655 bool valid = notif_port & PSIHB9_ESB_NOTIF_VALID;
656 uint64_t notify_addr = notif_port & ~PSIHB9_ESB_NOTIF_VALID;
657
658 uint32_t offset =
659 (psi->regs[PSIHB_REG(PSIHB9_IVT_OFFSET)] >> PSIHB9_IVT_OFF_SHIFT);
06d26eeb
CLG		 660 uint64_t data = XIVE_TRIGGER_PQ | offset | srcno;
661 MemTxResult result;
c38536bc 662
06d26eeb
CLG		 663 if (!valid) {
664 return;
665 }
666
667 address_space_stq_be(&address_space_memory, notify_addr, data,
668 MEMTXATTRS_UNSPECIFIED, &result);
669 if (result != MEMTX_OK) {
670 qemu_log_mask(LOG_GUEST_ERROR, "%s: trigger failed @%"
671 HWADDR_PRIx "\n", __func__, notif_port);
672 return;
c38536bc
CLG		 673 }
674}
675
676static uint64_t pnv_psi_p9_mmio_read(void *opaque, hwaddr addr, unsigned size)
677{
678 PnvPsi *psi = PNV_PSI(opaque);
679 uint32_t reg = PSIHB_REG(addr);
680 uint64_t val = -1;
681
682 switch (addr) {
683 case PSIHB9_CR:
684 case PSIHB9_SEMR:
685 /* FSP stuff */
686 case PSIHB9_INTERRUPT_CONTROL:
687 case PSIHB9_ESB_CI_BASE:
688 case PSIHB9_ESB_NOTIF_ADDR:
689 case PSIHB9_IVT_OFFSET:
690 val = psi->regs[reg];
691 break;
692 default:
693 qemu_log_mask(LOG_GUEST_ERROR, "PSI: read at 0x%" PRIx64 "\n", addr);
694 }
695
696 return val;
697}
698
699static void pnv_psi_p9_mmio_write(void *opaque, hwaddr addr,
700 uint64_t val, unsigned size)
701{
702 PnvPsi *psi = PNV_PSI(opaque);
703 Pnv9Psi *psi9 = PNV9_PSI(psi);
704 uint32_t reg = PSIHB_REG(addr);
705 MemoryRegion *sysmem = get_system_memory();
706
707 switch (addr) {
708 case PSIHB9_CR:
709 case PSIHB9_SEMR:
710 /* FSP stuff */
711 break;
712 case PSIHB9_INTERRUPT_CONTROL:
713 if (val & PSIHB9_IRQ_RESET) {
714 device_reset(DEVICE(&psi9->source));
715 }
716 psi->regs[reg] = val;
717 break;
718
719 case PSIHB9_ESB_CI_BASE:
720 if (!(val & PSIHB9_ESB_CI_VALID)) {
721 if (psi->regs[reg] & PSIHB9_ESB_CI_VALID) {
722 memory_region_del_subregion(sysmem, &psi9->source.esb_mmio);
723 }
724 } else {
725 if (!(psi->regs[reg] & PSIHB9_ESB_CI_VALID)) {
726 memory_region_add_subregion(sysmem,
727 val & ~PSIHB9_ESB_CI_VALID,
728 &psi9->source.esb_mmio);
729 }
730 }
731 psi->regs[reg] = val;
732 break;
733
734 case PSIHB9_ESB_NOTIF_ADDR:
735 psi->regs[reg] = val;
736 break;
737 case PSIHB9_IVT_OFFSET:
738 psi->regs[reg] = val;
739 break;
740 default:
741 qemu_log_mask(LOG_GUEST_ERROR, "PSI: write at 0x%" PRIx64 "\n", addr);
742 }
743}
744
745static const MemoryRegionOps pnv_psi_p9_mmio_ops = {
746 .read = pnv_psi_p9_mmio_read,
747 .write = pnv_psi_p9_mmio_write,
748 .endianness = DEVICE_BIG_ENDIAN,
749 .valid = {
750 .min_access_size = 8,
751 .max_access_size = 8,
752 },
753 .impl = {
754 .min_access_size = 8,
755 .max_access_size = 8,
756 },
757};
758
759static uint64_t pnv_psi_p9_xscom_read(void *opaque, hwaddr addr, unsigned size)
760{
761 /* No read are expected */
762 qemu_log_mask(LOG_GUEST_ERROR, "PSI: xscom read at 0x%" PRIx64 "\n", addr);
763 return -1;
764}
765
766static void pnv_psi_p9_xscom_write(void *opaque, hwaddr addr,
767 uint64_t val, unsigned size)
768{
769 PnvPsi *psi = PNV_PSI(opaque);
770
771 /* XSCOM is only used to set the PSIHB MMIO region */
772 switch (addr >> 3) {
773 case PSIHB_XSCOM_BAR:
774 pnv_psi_set_bar(psi, val);
775 break;
776 default:
777 qemu_log_mask(LOG_GUEST_ERROR, "PSI: xscom write at 0x%" PRIx64 "\n",
778 addr);
779 }
780}
781
782static const MemoryRegionOps pnv_psi_p9_xscom_ops = {
783 .read = pnv_psi_p9_xscom_read,
784 .write = pnv_psi_p9_xscom_write,
785 .endianness = DEVICE_BIG_ENDIAN,
786 .valid = {
787 .min_access_size = 8,
788 .max_access_size = 8,
789 },
790 .impl = {
791 .min_access_size = 8,
792 .max_access_size = 8,
793 }
794};
795
796static void pnv_psi_power9_irq_set(PnvPsi *psi, int irq, bool state)
797{
f3e971ac 798 uint64_t irq_method = psi->regs[PSIHB_REG(PSIHB9_INTERRUPT_CONTROL)];
c38536bc
CLG		 799
800 if (irq > PSIHB9_NUM_IRQS) {
801 qemu_log_mask(LOG_GUEST_ERROR, "PSI: Unsupported irq %d\n", irq);
802 return;
803 }
804
805 if (irq_method & PSIHB9_IRQ_METHOD) {
806 qemu_log_mask(LOG_GUEST_ERROR, "PSI: LSI IRQ method no supported\n");
807 return;
808 }
809
810 /* Update LSI levels */
811 if (state) {
812 psi->regs[PSIHB_REG(PSIHB9_IRQ_LEVEL)] |= PPC_BIT(irq);
813 } else {
814 psi->regs[PSIHB_REG(PSIHB9_IRQ_LEVEL)] &= ~PPC_BIT(irq);
815 }
816
817 qemu_set_irq(psi->qirqs[irq], state);
818}
819
820static void pnv_psi_power9_reset(void *dev)
821{
822 Pnv9Psi *psi = PNV9_PSI(dev);
823
824 pnv_psi_reset(dev);
825
826 if (memory_region_is_mapped(&psi->source.esb_mmio)) {
827 memory_region_del_subregion(get_system_memory(), &psi->source.esb_mmio);
828 }
829}
830
831static void pnv_psi_power9_instance_init(Object *obj)
832{
833 Pnv9Psi *psi = PNV9_PSI(obj);
834
835 object_initialize_child(obj, "source", &psi->source, sizeof(psi->source),
836 TYPE_XIVE_SOURCE, &error_abort, NULL);
837}
838
839static void pnv_psi_power9_realize(DeviceState *dev, Error **errp)
840{
841 PnvPsi *psi = PNV_PSI(dev);
842 XiveSource *xsrc = &PNV9_PSI(psi)->source;
843 Error *local_err = NULL;
844 int i;
845
846 /* This is the only device with 4k ESB pages */
847 object_property_set_int(OBJECT(xsrc), XIVE_ESB_4K, "shift",
848 &error_fatal);
849 object_property_set_int(OBJECT(xsrc), PSIHB9_NUM_IRQS, "nr-irqs",
850 &error_fatal);
82ea3a1b 851 object_property_set_link(OBJECT(xsrc), OBJECT(psi), "xive", &error_abort);
c38536bc
CLG		 852 object_property_set_bool(OBJECT(xsrc), true, "realized", &local_err);
853 if (local_err) {
854 error_propagate(errp, local_err);
855 return;
856 }
857
858 for (i = 0; i < xsrc->nr_irqs; i++) {
859 xive_source_irq_set_lsi(xsrc, i);
860 }
861
862 psi->qirqs = qemu_allocate_irqs(xive_source_set_irq, xsrc, xsrc->nr_irqs);
863
864 /* XSCOM region for PSI registers */
865 pnv_xscom_region_init(&psi->xscom_regs, OBJECT(dev), &pnv_psi_p9_xscom_ops,
866 psi, "xscom-psi", PNV9_XSCOM_PSIHB_SIZE);
867
868 /* MMIO region for PSI registers */
869 memory_region_init_io(&psi->regs_mr, OBJECT(dev), &pnv_psi_p9_mmio_ops, psi,
870 "psihb", PNV9_PSIHB_SIZE);
871
872 pnv_psi_set_bar(psi, psi->bar | PSIHB_BAR_EN);
873
874 qemu_register_reset(pnv_psi_power9_reset, dev);
875}
876
877static void pnv_psi_power9_class_init(ObjectClass *klass, void *data)
878{
879 DeviceClass *dc = DEVICE_CLASS(klass);
880 PnvPsiClass *ppc = PNV_PSI_CLASS(klass);
881 XiveNotifierClass *xfc = XIVE_NOTIFIER_CLASS(klass);
41c4ef70 882 static const char compat[] = "ibm,power9-psihb-x\0ibm,psihb-x";
c38536bc
CLG		 883
884 dc->desc = "PowerNV PSI Controller POWER9";
885 dc->realize = pnv_psi_power9_realize;
886
887 ppc->chip_type = PNV_CHIP_POWER9;
888 ppc->xscom_pcba = PNV9_XSCOM_PSIHB_BASE;
889 ppc->xscom_size = PNV9_XSCOM_PSIHB_SIZE;
890 ppc->bar_mask = PSIHB9_BAR_MASK;
891 ppc->irq_set = pnv_psi_power9_irq_set;
41c4ef70
GK		 892 ppc->compat = compat;
893 ppc->compat_size = sizeof(compat);
c38536bc
CLG		 894
895 xfc->notify = pnv_psi_notify;
896}
897
898static const TypeInfo pnv_psi_power9_info = {
899 .name = TYPE_PNV9_PSI,
900 .parent = TYPE_PNV_PSI,
901 .instance_size = sizeof(Pnv9Psi),
902 .instance_init = pnv_psi_power9_instance_init,
903 .class_init = pnv_psi_power9_class_init,
904 .interfaces = (InterfaceInfo[]) {
905 { TYPE_XIVE_NOTIFIER },
906 { },
907 },
908};
909
8b50ce85
CLG		 910static void pnv_psi_power10_class_init(ObjectClass *klass, void *data)
911{
912 DeviceClass *dc = DEVICE_CLASS(klass);
913 PnvPsiClass *ppc = PNV_PSI_CLASS(klass);
41c4ef70 914 static const char compat[] = "ibm,power10-psihb-x\0ibm,psihb-x";
8b50ce85
CLG		 915
916 dc->desc = "PowerNV PSI Controller POWER10";
917
918 ppc->chip_type = PNV_CHIP_POWER10;
919 ppc->xscom_pcba = PNV10_XSCOM_PSIHB_BASE;
920 ppc->xscom_size = PNV10_XSCOM_PSIHB_SIZE;
41c4ef70
GK		 921 ppc->compat = compat;
922 ppc->compat_size = sizeof(compat);
8b50ce85
CLG		 923}
924
925static const TypeInfo pnv_psi_power10_info = {
926 .name = TYPE_PNV10_PSI,
927 .parent = TYPE_PNV9_PSI,
928 .class_init = pnv_psi_power10_class_init,
929};
930
54f59d78
CLG		 931static void pnv_psi_class_init(ObjectClass *klass, void *data)
932{
933 DeviceClass *dc = DEVICE_CLASS(klass);
934 PnvXScomInterfaceClass *xdc = PNV_XSCOM_INTERFACE_CLASS(klass);
935
b168a138 936 xdc->dt_xscom = pnv_psi_dt_xscom;
54f59d78 937
ae856055 938 dc->desc = "PowerNV PSI Controller";
54f59d78
CLG		 939 dc->props = pnv_psi_properties;
940}
941
942static const TypeInfo pnv_psi_info = {
943 .name = TYPE_PNV_PSI,
944 .parent = TYPE_SYS_BUS_DEVICE,
945 .instance_size = sizeof(PnvPsi),
54f59d78 946 .class_init = pnv_psi_class_init,
ae856055
CLG		 947 .class_size = sizeof(PnvPsiClass),
948 .abstract = true,
54f59d78
CLG		 949 .interfaces = (InterfaceInfo[]) {
950 { TYPE_PNV_XSCOM_INTERFACE },
951 { }
952 }
953};
954
955static void pnv_psi_register_types(void)
956{
957 type_register_static(&pnv_psi_info);
ae856055 958 type_register_static(&pnv_psi_power8_info);
c38536bc 959 type_register_static(&pnv_psi_power9_info);
8b50ce85 960 type_register_static(&pnv_psi_power10_info);
54f59d78
CLG		 961}
962
ae856055 963type_init(pnv_psi_register_types);
c38536bc
CLG		 964
965void pnv_psi_pic_print_info(Pnv9Psi *psi9, Monitor *mon)
966{
967 PnvPsi *psi = PNV_PSI(psi9);
968
969 uint32_t offset =
970 (psi->regs[PSIHB_REG(PSIHB9_IVT_OFFSET)] >> PSIHB9_IVT_OFF_SHIFT);
971
972 monitor_printf(mon, "PSIHB Source %08x .. %08x\n",
973 offset, offset + psi9->source.nr_irqs - 1);
974 xive_source_pic_print_info(&psi9->source, offset, mon);
975}
QEMU mirror