]> git.proxmox.com Git - mirror_qemu.git/blame - hw/ppc/spapr_vio.c
hw: explicitly include qemu/log.h
[mirror_qemu.git] / hw / ppc / spapr_vio.c
CommitLineData
4040ab72
DG
1/*
2 * QEMU sPAPR VIO code
3 *
4 * Copyright (c) 2010 David Gibson, IBM Corporation <dwg@au1.ibm.com>
5 * Based on the s390 virtio bus code:
6 * Copyright (c) 2009 Alexander Graf <agraf@suse.de>
7 *
8 * This library is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU Lesser General Public
10 * License as published by the Free Software Foundation; either
11 * version 2 of the License, or (at your option) any later version.
12 *
13 * This library is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
16 * Lesser General Public License for more details.
17 *
18 * You should have received a copy of the GNU Lesser General Public
19 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
20 */
21
0d75590d 22#include "qemu/osdep.h"
da34e65c 23#include "qapi/error.h"
83c9f4ca 24#include "hw/hw.h"
03dd024f 25#include "qemu/log.h"
9c17d615 26#include "sysemu/sysemu.h"
83c9f4ca 27#include "hw/boards.h"
83c9f4ca 28#include "hw/loader.h"
4040ab72
DG
29#include "elf.h"
30#include "hw/sysbus.h"
9c17d615
PB
31#include "sysemu/kvm.h"
32#include "sysemu/device_tree.h"
b45d63b6 33#include "kvm_ppc.h"
4040ab72 34
0d09e41a
PB
35#include "hw/ppc/spapr.h"
36#include "hw/ppc/spapr_vio.h"
37#include "hw/ppc/xics.h"
4040ab72 38
4040ab72 39#include <libfdt.h>
4040ab72
DG
40
41/* #define DEBUG_SPAPR */
42
43#ifdef DEBUG_SPAPR
f6bda9cb 44#define DPRINTF(fmt, ...) \
4040ab72
DG
45 do { fprintf(stderr, fmt, ## __VA_ARGS__); } while (0)
46#else
f6bda9cb 47#define DPRINTF(fmt, ...) \
4040ab72
DG
48 do { } while (0)
49#endif
50
3cb75a7c 51static Property spapr_vio_props[] = {
a307d594 52 DEFINE_PROP_UINT32("irq", VIOsPAPRDevice, irq, 0), \
3cb75a7c
PB
53 DEFINE_PROP_END_OF_LIST(),
54};
55
c4eda5b7
DG
56static char *spapr_vio_get_dev_name(DeviceState *qdev)
57{
58 VIOsPAPRDevice *dev = VIO_SPAPR_DEVICE(qdev);
59 VIOsPAPRDeviceClass *pc = VIO_SPAPR_DEVICE_GET_CLASS(dev);
60 char *name;
61
62 /* Device tree style name device@reg */
63 name = g_strdup_printf("%s@%x", pc->dt_name, dev->reg);
64
65 return name;
66}
67
68static void spapr_vio_bus_class_init(ObjectClass *klass, void *data)
69{
70 BusClass *k = BUS_CLASS(klass);
71
72 k->get_dev_path = spapr_vio_get_dev_name;
5a06393f 73 k->get_fw_dev_path = spapr_vio_get_dev_name;
c4eda5b7
DG
74}
75
0d936928
AL
76static const TypeInfo spapr_vio_bus_info = {
77 .name = TYPE_SPAPR_VIO_BUS,
78 .parent = TYPE_BUS,
c4eda5b7 79 .class_init = spapr_vio_bus_class_init,
0d936928 80 .instance_size = sizeof(VIOsPAPRBus),
4040ab72
DG
81};
82
83VIOsPAPRDevice *spapr_vio_find_by_reg(VIOsPAPRBus *bus, uint32_t reg)
84{
0866aca1 85 BusChild *kid;
4040ab72
DG
86 VIOsPAPRDevice *dev = NULL;
87
0866aca1
AL
88 QTAILQ_FOREACH(kid, &bus->bus.children, sibling) {
89 dev = (VIOsPAPRDevice *)kid->child;
4040ab72 90 if (dev->reg == reg) {
5435352c 91 return dev;
4040ab72
DG
92 }
93 }
94
5435352c 95 return NULL;
4040ab72
DG
96}
97
4040ab72
DG
98static int vio_make_devnode(VIOsPAPRDevice *dev,
99 void *fdt)
100{
3954d33a 101 VIOsPAPRDeviceClass *pc = VIO_SPAPR_DEVICE_GET_CLASS(dev);
1e34d859
ME
102 int vdevice_off, node_off, ret;
103 char *dt_name;
4040ab72
DG
104
105 vdevice_off = fdt_path_offset(fdt, "/vdevice");
106 if (vdevice_off < 0) {
107 return vdevice_off;
108 }
109
c4eda5b7 110 dt_name = spapr_vio_get_dev_name(DEVICE(dev));
1e34d859 111 node_off = fdt_add_subnode(fdt, vdevice_off, dt_name);
4ecf8aa5 112 g_free(dt_name);
4040ab72
DG
113 if (node_off < 0) {
114 return node_off;
115 }
116
117 ret = fdt_setprop_cell(fdt, node_off, "reg", dev->reg);
118 if (ret < 0) {
119 return ret;
120 }
121
3954d33a 122 if (pc->dt_type) {
4040ab72 123 ret = fdt_setprop_string(fdt, node_off, "device_type",
3954d33a 124 pc->dt_type);
4040ab72
DG
125 if (ret < 0) {
126 return ret;
127 }
128 }
129
3954d33a 130 if (pc->dt_compatible) {
4040ab72 131 ret = fdt_setprop_string(fdt, node_off, "compatible",
3954d33a 132 pc->dt_compatible);
4040ab72
DG
133 if (ret < 0) {
134 return ret;
135 }
136 }
137
a307d594
AK
138 if (dev->irq) {
139 uint32_t ints_prop[] = {cpu_to_be32(dev->irq), 0};
00dc738d
DG
140
141 ret = fdt_setprop(fdt, node_off, "interrupts", ints_prop,
142 sizeof(ints_prop));
143 if (ret < 0) {
144 return ret;
145 }
146 }
147
2b7dc949 148 ret = spapr_tcet_dma_dt(fdt, node_off, "ibm,my-dma-window", dev->tcet);
ad0ebb91
DG
149 if (ret < 0) {
150 return ret;
ee86dfee
DG
151 }
152
3954d33a
AL
153 if (pc->devnode) {
154 ret = (pc->devnode)(dev, fdt, node_off);
4040ab72
DG
155 if (ret < 0) {
156 return ret;
157 }
158 }
159
160 return node_off;
161}
4040ab72 162
b45d63b6
BH
163/*
164 * CRQ handling
165 */
28e02042 166static target_ulong h_reg_crq(PowerPCCPU *cpu, sPAPRMachineState *spapr,
b45d63b6
BH
167 target_ulong opcode, target_ulong *args)
168{
169 target_ulong reg = args[0];
170 target_ulong queue_addr = args[1];
171 target_ulong queue_len = args[2];
172 VIOsPAPRDevice *dev = spapr_vio_find_by_reg(spapr->vio_bus, reg);
173
174 if (!dev) {
d9599c92 175 hcall_dprintf("Unit 0x" TARGET_FMT_lx " does not exist\n", reg);
b45d63b6
BH
176 return H_PARAMETER;
177 }
178
179 /* We can't grok a queue size bigger than 256M for now */
180 if (queue_len < 0x1000 || queue_len > 0x10000000) {
d9599c92
DG
181 hcall_dprintf("Queue size too small or too big (0x" TARGET_FMT_lx
182 ")\n", queue_len);
b45d63b6
BH
183 return H_PARAMETER;
184 }
185
186 /* Check queue alignment */
187 if (queue_addr & 0xfff) {
d9599c92 188 hcall_dprintf("Queue not aligned (0x" TARGET_FMT_lx ")\n", queue_addr);
b45d63b6
BH
189 return H_PARAMETER;
190 }
191
192 /* Check if device supports CRQs */
193 if (!dev->crq.SendFunc) {
8e01f355 194 hcall_dprintf("Device does not support CRQ\n");
b45d63b6
BH
195 return H_NOT_FOUND;
196 }
197
b45d63b6
BH
198 /* Already a queue ? */
199 if (dev->crq.qsize) {
8e01f355 200 hcall_dprintf("CRQ already registered\n");
b45d63b6
BH
201 return H_RESOURCE;
202 }
203 dev->crq.qladdr = queue_addr;
204 dev->crq.qsize = queue_len;
205 dev->crq.qnext = 0;
206
f6bda9cb 207 DPRINTF("CRQ for dev 0x" TARGET_FMT_lx " registered at 0x"
b45d63b6
BH
208 TARGET_FMT_lx "/0x" TARGET_FMT_lx "\n",
209 reg, queue_addr, queue_len);
210 return H_SUCCESS;
211}
212
8e01f355
DG
213static target_ulong free_crq(VIOsPAPRDevice *dev)
214{
215 dev->crq.qladdr = 0;
216 dev->crq.qsize = 0;
217 dev->crq.qnext = 0;
218
f6bda9cb 219 DPRINTF("CRQ for dev 0x%" PRIx32 " freed\n", dev->reg);
8e01f355
DG
220
221 return H_SUCCESS;
222}
223
28e02042 224static target_ulong h_free_crq(PowerPCCPU *cpu, sPAPRMachineState *spapr,
b45d63b6
BH
225 target_ulong opcode, target_ulong *args)
226{
227 target_ulong reg = args[0];
228 VIOsPAPRDevice *dev = spapr_vio_find_by_reg(spapr->vio_bus, reg);
229
230 if (!dev) {
d9599c92 231 hcall_dprintf("Unit 0x" TARGET_FMT_lx " does not exist\n", reg);
b45d63b6
BH
232 return H_PARAMETER;
233 }
234
8e01f355 235 return free_crq(dev);
b45d63b6
BH
236}
237
28e02042 238static target_ulong h_send_crq(PowerPCCPU *cpu, sPAPRMachineState *spapr,
b45d63b6
BH
239 target_ulong opcode, target_ulong *args)
240{
241 target_ulong reg = args[0];
242 target_ulong msg_hi = args[1];
243 target_ulong msg_lo = args[2];
244 VIOsPAPRDevice *dev = spapr_vio_find_by_reg(spapr->vio_bus, reg);
245 uint64_t crq_mangle[2];
246
247 if (!dev) {
d9599c92 248 hcall_dprintf("Unit 0x" TARGET_FMT_lx " does not exist\n", reg);
b45d63b6
BH
249 return H_PARAMETER;
250 }
251 crq_mangle[0] = cpu_to_be64(msg_hi);
252 crq_mangle[1] = cpu_to_be64(msg_lo);
253
254 if (dev->crq.SendFunc) {
255 return dev->crq.SendFunc(dev, (uint8_t *)crq_mangle);
256 }
257
258 return H_HARDWARE;
259}
260
28e02042 261static target_ulong h_enable_crq(PowerPCCPU *cpu, sPAPRMachineState *spapr,
b45d63b6
BH
262 target_ulong opcode, target_ulong *args)
263{
264 target_ulong reg = args[0];
265 VIOsPAPRDevice *dev = spapr_vio_find_by_reg(spapr->vio_bus, reg);
266
267 if (!dev) {
d9599c92 268 hcall_dprintf("Unit 0x" TARGET_FMT_lx " does not exist\n", reg);
b45d63b6
BH
269 return H_PARAMETER;
270 }
271
272 return 0;
273}
274
275/* Returns negative error, 0 success, or positive: queue full */
276int spapr_vio_send_crq(VIOsPAPRDevice *dev, uint8_t *crq)
277{
278 int rc;
279 uint8_t byte;
280
281 if (!dev->crq.qsize) {
282 fprintf(stderr, "spapr_vio_send_creq on uninitialized queue\n");
283 return -1;
284 }
285
286 /* Maybe do a fast path for KVM just writing to the pages */
ad0ebb91 287 rc = spapr_vio_dma_read(dev, dev->crq.qladdr + dev->crq.qnext, &byte, 1);
b45d63b6
BH
288 if (rc) {
289 return rc;
290 }
291 if (byte != 0) {
292 return 1;
293 }
294
ad0ebb91 295 rc = spapr_vio_dma_write(dev, dev->crq.qladdr + dev->crq.qnext + 8,
b45d63b6
BH
296 &crq[8], 8);
297 if (rc) {
298 return rc;
299 }
300
301 kvmppc_eieio();
302
ad0ebb91 303 rc = spapr_vio_dma_write(dev, dev->crq.qladdr + dev->crq.qnext, crq, 8);
b45d63b6
BH
304 if (rc) {
305 return rc;
306 }
307
308 dev->crq.qnext = (dev->crq.qnext + 16) % dev->crq.qsize;
309
310 if (dev->signal_state & 1) {
a307d594 311 qemu_irq_pulse(spapr_vio_qirq(dev));
b45d63b6
BH
312 }
313
314 return 0;
315}
316
08942ac1
BH
317/* "quiesce" handling */
318
319static void spapr_vio_quiesce_one(VIOsPAPRDevice *dev)
320{
2b7dc949 321 if (dev->tcet) {
a83000f5 322 device_reset(DEVICE(dev->tcet));
08942ac1 323 }
4dd96f24 324 free_crq(dev);
08942ac1
BH
325}
326
ee9a569a
AK
327void spapr_vio_set_bypass(VIOsPAPRDevice *dev, bool bypass)
328{
329 if (!dev->tcet) {
330 return;
331 }
332
333 memory_region_set_enabled(&dev->mrbypass, bypass);
334 memory_region_set_enabled(spapr_tce_get_iommu(dev->tcet), !bypass);
335
336 dev->tcet->bypass = bypass;
337}
338
28e02042 339static void rtas_set_tce_bypass(PowerPCCPU *cpu, sPAPRMachineState *spapr,
210b580b 340 uint32_t token,
08942ac1
BH
341 uint32_t nargs, target_ulong args,
342 uint32_t nret, target_ulong rets)
343{
344 VIOsPAPRBus *bus = spapr->vio_bus;
345 VIOsPAPRDevice *dev;
346 uint32_t unit, enable;
347
348 if (nargs != 2) {
a64d325d 349 rtas_st(rets, 0, RTAS_OUT_PARAM_ERROR);
08942ac1
BH
350 return;
351 }
352 unit = rtas_ld(args, 0);
353 enable = rtas_ld(args, 1);
354 dev = spapr_vio_find_by_reg(bus, unit);
355 if (!dev) {
a64d325d 356 rtas_st(rets, 0, RTAS_OUT_PARAM_ERROR);
08942ac1
BH
357 return;
358 }
ad0ebb91 359
2b7dc949 360 if (!dev->tcet) {
a64d325d 361 rtas_st(rets, 0, RTAS_OUT_PARAM_ERROR);
53724ee5 362 return;
08942ac1
BH
363 }
364
ee9a569a 365 spapr_vio_set_bypass(dev, !!enable);
53724ee5 366
a64d325d 367 rtas_st(rets, 0, RTAS_OUT_SUCCESS);
08942ac1
BH
368}
369
28e02042 370static void rtas_quiesce(PowerPCCPU *cpu, sPAPRMachineState *spapr,
210b580b 371 uint32_t token,
08942ac1
BH
372 uint32_t nargs, target_ulong args,
373 uint32_t nret, target_ulong rets)
374{
375 VIOsPAPRBus *bus = spapr->vio_bus;
0866aca1 376 BusChild *kid;
08942ac1
BH
377 VIOsPAPRDevice *dev = NULL;
378
379 if (nargs != 0) {
a64d325d 380 rtas_st(rets, 0, RTAS_OUT_PARAM_ERROR);
08942ac1
BH
381 return;
382 }
383
0866aca1
AL
384 QTAILQ_FOREACH(kid, &bus->bus.children, sibling) {
385 dev = (VIOsPAPRDevice *)kid->child;
08942ac1
BH
386 spapr_vio_quiesce_one(dev);
387 }
388
a64d325d 389 rtas_st(rets, 0, RTAS_OUT_SUCCESS);
08942ac1
BH
390}
391
d601fac4 392static VIOsPAPRDevice *reg_conflict(VIOsPAPRDevice *dev)
9fc380d3 393{
215e2098 394 VIOsPAPRBus *bus = SPAPR_VIO_BUS(dev->qdev.parent_bus);
0866aca1 395 BusChild *kid;
d601fac4 396 VIOsPAPRDevice *other;
9fc380d3
ME
397
398 /*
d601fac4
DG
399 * Check for a device other than the given one which is already
400 * using the requested address. We have to open code this because
401 * the given dev might already be in the list.
9fc380d3 402 */
0866aca1 403 QTAILQ_FOREACH(kid, &bus->bus.children, sibling) {
fd506b4f 404 other = VIO_SPAPR_DEVICE(kid->child);
9fc380d3 405
d601fac4
DG
406 if (other != dev && other->reg == dev->reg) {
407 return other;
9fc380d3
ME
408 }
409 }
410
411 return 0;
412}
413
b1c7f725 414static void spapr_vio_busdev_reset(DeviceState *qdev)
8e01f355 415{
fd506b4f 416 VIOsPAPRDevice *dev = VIO_SPAPR_DEVICE(qdev);
b1c7f725 417 VIOsPAPRDeviceClass *pc = VIO_SPAPR_DEVICE_GET_CLASS(dev);
8e01f355 418
4dd96f24
DG
419 /* Shut down the request queue and TCEs if necessary */
420 spapr_vio_quiesce_one(dev);
421
422 dev->signal_state = 0;
b1c7f725 423
ee9a569a 424 spapr_vio_set_bypass(dev, false);
b1c7f725
DG
425 if (pc->reset) {
426 pc->reset(dev);
427 }
8e01f355
DG
428}
429
28b07e73 430static void spapr_vio_busdev_realize(DeviceState *qdev, Error **errp)
4040ab72 431{
28e02042 432 sPAPRMachineState *spapr = SPAPR_MACHINE(qdev_get_machine());
4040ab72 433 VIOsPAPRDevice *dev = (VIOsPAPRDevice *)qdev;
3954d33a 434 VIOsPAPRDeviceClass *pc = VIO_SPAPR_DEVICE_GET_CLASS(dev);
4040ab72 435 char *id;
a005b3ef 436 Error *local_err = NULL;
9fc380d3 437
d601fac4
DG
438 if (dev->reg != -1) {
439 /*
440 * Explicitly assigned address, just verify that no-one else
441 * is using it. other mechanism). We have to open code this
442 * rather than using spapr_vio_find_by_reg() because sdev
443 * itself is already in the list.
444 */
445 VIOsPAPRDevice *other = reg_conflict(dev);
446
447 if (other) {
28b07e73
MA
448 error_setg(errp, "%s and %s devices conflict at address %#x",
449 object_get_typename(OBJECT(qdev)),
450 object_get_typename(OBJECT(&other->qdev)),
451 dev->reg);
452 return;
d601fac4
DG
453 }
454 } else {
455 /* Need to assign an address */
215e2098 456 VIOsPAPRBus *bus = SPAPR_VIO_BUS(dev->qdev.parent_bus);
d601fac4
DG
457
458 do {
459 dev->reg = bus->next_reg++;
460 } while (reg_conflict(dev));
9fc380d3 461 }
4040ab72 462
1e34d859
ME
463 /* Don't overwrite ids assigned on the command line */
464 if (!dev->qdev.id) {
c4eda5b7 465 id = spapr_vio_get_dev_name(DEVICE(dev));
1e34d859 466 dev->qdev.id = id;
4040ab72
DG
467 }
468
a005b3ef
GK
469 dev->irq = xics_alloc(spapr->icp, 0, dev->irq, false, &local_err);
470 if (local_err) {
471 error_propagate(errp, local_err);
28b07e73 472 return;
416343b1 473 }
4040ab72 474
53724ee5 475 if (pc->rtce_window_size) {
4290ca49 476 uint32_t liobn = SPAPR_VIO_LIOBN(dev->reg);
ee9a569a
AK
477
478 memory_region_init(&dev->mrroot, OBJECT(dev), "iommu-spapr-root",
479 ram_size);
480 memory_region_init_alias(&dev->mrbypass, OBJECT(dev),
481 "iommu-spapr-bypass", get_system_memory(),
482 0, ram_size);
483 memory_region_add_subregion_overlap(&dev->mrroot, 0, &dev->mrbypass, 1);
484 address_space_init(&dev->as, &dev->mrroot, qdev->id);
485
523e7b8a 486 dev->tcet = spapr_tce_new_table(qdev, liobn,
1b8eceee 487 0,
650f33ad 488 SPAPR_TCE_PAGE_SHIFT,
523e7b8a 489 pc->rtce_window_size >>
9bb62a07 490 SPAPR_TCE_PAGE_SHIFT, false);
ee9a569a
AK
491 dev->tcet->vdev = dev;
492 memory_region_add_subregion_overlap(&dev->mrroot, 0,
493 spapr_tce_get_iommu(dev->tcet), 2);
53724ee5 494 }
ee86dfee 495
28b07e73 496 pc->realize(dev, errp);
4040ab72
DG
497}
498
28e02042 499static target_ulong h_vio_signal(PowerPCCPU *cpu, sPAPRMachineState *spapr,
00dc738d
DG
500 target_ulong opcode,
501 target_ulong *args)
502{
503 target_ulong reg = args[0];
504 target_ulong mode = args[1];
505 VIOsPAPRDevice *dev = spapr_vio_find_by_reg(spapr->vio_bus, reg);
3954d33a 506 VIOsPAPRDeviceClass *pc;
00dc738d
DG
507
508 if (!dev) {
509 return H_PARAMETER;
510 }
511
3954d33a 512 pc = VIO_SPAPR_DEVICE_GET_CLASS(dev);
00dc738d 513
3954d33a 514 if (mode & ~pc->signal_mask) {
00dc738d
DG
515 return H_PARAMETER;
516 }
517
518 dev->signal_state = mode;
519
520 return H_SUCCESS;
521}
522
4040ab72
DG
523VIOsPAPRBus *spapr_vio_bus_init(void)
524{
525 VIOsPAPRBus *bus;
526 BusState *qbus;
527 DeviceState *dev;
4040ab72
DG
528
529 /* Create bridge device */
215e2098 530 dev = qdev_create(NULL, TYPE_SPAPR_VIO_BRIDGE);
4040ab72
DG
531 qdev_init_nofail(dev);
532
533 /* Create bus on bridge device */
0d936928 534 qbus = qbus_create(TYPE_SPAPR_VIO_BUS, dev, "spapr-vio");
215e2098 535 bus = SPAPR_VIO_BUS(qbus);
1ea1ce8a 536 bus->next_reg = 0x71000000;
4040ab72 537
00dc738d
DG
538 /* hcall-vio */
539 spapr_register_hypercall(H_VIO_SIGNAL, h_vio_signal);
540
b45d63b6
BH
541 /* hcall-crq */
542 spapr_register_hypercall(H_REG_CRQ, h_reg_crq);
543 spapr_register_hypercall(H_FREE_CRQ, h_free_crq);
544 spapr_register_hypercall(H_SEND_CRQ, h_send_crq);
545 spapr_register_hypercall(H_ENABLE_CRQ, h_enable_crq);
546
08942ac1 547 /* RTAS calls */
3a3b8502
AK
548 spapr_rtas_register(RTAS_IBM_SET_TCE_BYPASS, "ibm,set-tce-bypass",
549 rtas_set_tce_bypass);
550 spapr_rtas_register(RTAS_QUIESCE, "quiesce", rtas_quiesce);
08942ac1 551
4040ab72
DG
552 return bus;
553}
554
555/* Represents sPAPR hcall VIO devices */
556
557static int spapr_vio_bridge_init(SysBusDevice *dev)
558{
559 /* nothing */
560 return 0;
561}
562
999e12bb
AL
563static void spapr_vio_bridge_class_init(ObjectClass *klass, void *data)
564{
39bffca2 565 SysBusDeviceClass *k = SYS_BUS_DEVICE_CLASS(klass);
5a06393f 566 DeviceClass *dc = DEVICE_CLASS(klass);
999e12bb 567
5a06393f 568 dc->fw_name = "vdevice";
39bffca2 569 k->init = spapr_vio_bridge_init;
999e12bb
AL
570}
571
8c43a6f0 572static const TypeInfo spapr_vio_bridge_info = {
215e2098 573 .name = TYPE_SPAPR_VIO_BRIDGE,
39bffca2 574 .parent = TYPE_SYS_BUS_DEVICE,
39bffca2 575 .class_init = spapr_vio_bridge_class_init,
4040ab72
DG
576};
577
b368a7d8
DG
578const VMStateDescription vmstate_spapr_vio = {
579 .name = "spapr_vio",
580 .version_id = 1,
581 .minimum_version_id = 1,
3aff6c2f 582 .fields = (VMStateField[]) {
b368a7d8
DG
583 /* Sanity check */
584 VMSTATE_UINT32_EQUAL(reg, VIOsPAPRDevice),
585 VMSTATE_UINT32_EQUAL(irq, VIOsPAPRDevice),
586
587 /* General VIO device state */
cbd62f86 588 VMSTATE_UINT64(signal_state, VIOsPAPRDevice),
b368a7d8
DG
589 VMSTATE_UINT64(crq.qladdr, VIOsPAPRDevice),
590 VMSTATE_UINT32(crq.qsize, VIOsPAPRDevice),
591 VMSTATE_UINT32(crq.qnext, VIOsPAPRDevice),
592
593 VMSTATE_END_OF_LIST()
594 },
595};
596
39bffca2
AL
597static void vio_spapr_device_class_init(ObjectClass *klass, void *data)
598{
599 DeviceClass *k = DEVICE_CLASS(klass);
28b07e73 600 k->realize = spapr_vio_busdev_realize;
b1c7f725 601 k->reset = spapr_vio_busdev_reset;
0d936928 602 k->bus_type = TYPE_SPAPR_VIO_BUS;
bce54474 603 k->props = spapr_vio_props;
39bffca2
AL
604}
605
8c43a6f0 606static const TypeInfo spapr_vio_type_info = {
3954d33a
AL
607 .name = TYPE_VIO_SPAPR_DEVICE,
608 .parent = TYPE_DEVICE,
609 .instance_size = sizeof(VIOsPAPRDevice),
610 .abstract = true,
611 .class_size = sizeof(VIOsPAPRDeviceClass),
39bffca2 612 .class_init = vio_spapr_device_class_init,
3954d33a
AL
613};
614
83f7d43a 615static void spapr_vio_register_types(void)
4040ab72 616{
0d936928 617 type_register_static(&spapr_vio_bus_info);
39bffca2 618 type_register_static(&spapr_vio_bridge_info);
3954d33a 619 type_register_static(&spapr_vio_type_info);
4040ab72
DG
620}
621
83f7d43a 622type_init(spapr_vio_register_types)
4040ab72 623
05c19438
DG
624static int compare_reg(const void *p1, const void *p2)
625{
626 VIOsPAPRDevice const *dev1, *dev2;
627
628 dev1 = (VIOsPAPRDevice *)*(DeviceState **)p1;
629 dev2 = (VIOsPAPRDevice *)*(DeviceState **)p2;
630
631 if (dev1->reg < dev2->reg) {
632 return -1;
633 }
634 if (dev1->reg == dev2->reg) {
635 return 0;
636 }
637
638 /* dev1->reg > dev2->reg */
639 return 1;
640}
641
4040ab72
DG
642int spapr_populate_vdevice(VIOsPAPRBus *bus, void *fdt)
643{
05c19438 644 DeviceState *qdev, **qdevs;
0866aca1 645 BusChild *kid;
05c19438 646 int i, num, ret = 0;
4040ab72 647
05c19438
DG
648 /* Count qdevs on the bus list */
649 num = 0;
0866aca1 650 QTAILQ_FOREACH(kid, &bus->bus.children, sibling) {
05c19438
DG
651 num++;
652 }
653
654 /* Copy out into an array of pointers */
655 qdevs = g_malloc(sizeof(qdev) * num);
656 num = 0;
0866aca1
AL
657 QTAILQ_FOREACH(kid, &bus->bus.children, sibling) {
658 qdevs[num++] = kid->child;
05c19438
DG
659 }
660
661 /* Sort the array */
662 qsort(qdevs, num, sizeof(qdev), compare_reg);
663
664 /* Hack alert. Give the devices to libfdt in reverse order, we happen
665 * to know that will mean they are in forward order in the tree. */
666 for (i = num - 1; i >= 0; i--) {
667 VIOsPAPRDevice *dev = (VIOsPAPRDevice *)(qdevs[i]);
4040ab72
DG
668
669 ret = vio_make_devnode(dev, fdt);
670
671 if (ret < 0) {
05c19438 672 goto out;
4040ab72
DG
673 }
674 }
675
05c19438
DG
676 ret = 0;
677out:
5f1d1fc5 678 g_free(qdevs);
05c19438
DG
679
680 return ret;
4040ab72 681}
68f3a94c
DG
682
683int spapr_populate_chosen_stdout(void *fdt, VIOsPAPRBus *bus)
684{
685 VIOsPAPRDevice *dev;
686 char *name, *path;
687 int ret, offset;
688
689 dev = spapr_vty_get_default(bus);
690 if (!dev)
691 return 0;
692
693 offset = fdt_path_offset(fdt, "/chosen");
694 if (offset < 0) {
695 return offset;
696 }
697
c4eda5b7 698 name = spapr_vio_get_dev_name(DEVICE(dev));
4ecf8aa5 699 path = g_strdup_printf("/vdevice/%s", name);
68f3a94c
DG
700
701 ret = fdt_setprop_string(fdt, offset, "linux,stdout-path", path);
4ecf8aa5
SW
702
703 g_free(name);
704 g_free(path);
68f3a94c
DG
705
706 return ret;
707}