]>
Commit | Line | Data |
---|---|---|
ae0bfb79 | 1 | |
3cbee15b | 2 | /* |
4d7ca41e | 3 | * QEMU OldWorld PowerMac (currently ~G3 Beige) hardware System Emulator |
3cbee15b JM |
4 | * |
5 | * Copyright (c) 2004-2007 Fabrice Bellard | |
6 | * Copyright (c) 2007 Jocelyn Mayer | |
7 | * | |
8 | * Permission is hereby granted, free of charge, to any person obtaining a copy | |
9 | * of this software and associated documentation files (the "Software"), to deal | |
10 | * in the Software without restriction, including without limitation the rights | |
11 | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell | |
12 | * copies of the Software, and to permit persons to whom the Software is | |
13 | * furnished to do so, subject to the following conditions: | |
14 | * | |
15 | * The above copyright notice and this permission notice shall be included in | |
16 | * all copies or substantial portions of the Software. | |
17 | * | |
18 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
19 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
20 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
21 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
22 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, | |
23 | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN | |
24 | * THE SOFTWARE. | |
25 | */ | |
87ecb68b PB |
26 | #include "hw.h" |
27 | #include "ppc.h" | |
3cbee15b | 28 | #include "ppc_mac.h" |
7a880d93 | 29 | #include "adb.h" |
28ce5ce6 | 30 | #include "mac_dbdma.h" |
87ecb68b | 31 | #include "nvram.h" |
87ecb68b PB |
32 | #include "sysemu.h" |
33 | #include "net.h" | |
34 | #include "isa.h" | |
35 | #include "pci.h" | |
36 | #include "boards.h" | |
271dd5e0 | 37 | #include "fw_cfg.h" |
7fa9ae1a | 38 | #include "escc.h" |
977e1244 | 39 | #include "ide.h" |
ca20cf32 BS |
40 | #include "loader.h" |
41 | #include "elf.h" | |
dc702288 | 42 | #include "kvm.h" |
dc333cd6 | 43 | #include "kvm_ppc.h" |
2446333c | 44 | #include "blockdev.h" |
1e39101c | 45 | #include "exec-memory.h" |
3cbee15b | 46 | |
e4bcb14c | 47 | #define MAX_IDE_BUS 2 |
271dd5e0 BS |
48 | #define CFG_ADDR 0xf0000510 |
49 | ||
513f789f BS |
50 | static int fw_cfg_boot_set(void *opaque, const char *boot_device) |
51 | { | |
52 | fw_cfg_add_i16(opaque, FW_CFG_BOOT_DEVICE, boot_device[0]); | |
53 | return 0; | |
54 | } | |
55 | ||
409dbce5 AJ |
56 | |
57 | static uint64_t translate_kernel_address(void *opaque, uint64_t addr) | |
58 | { | |
59 | return (addr & 0x0fffffff) + KERNEL_LOAD_ADDR; | |
60 | } | |
61 | ||
b9e17a34 AG |
62 | static target_phys_addr_t round_page(target_phys_addr_t addr) |
63 | { | |
64 | return (addr + TARGET_PAGE_SIZE - 1) & TARGET_PAGE_MASK; | |
65 | } | |
66 | ||
1bba0dc9 AF |
67 | static void ppc_heathrow_reset(void *opaque) |
68 | { | |
cd79664f | 69 | PowerPCCPU *cpu = opaque; |
1bba0dc9 | 70 | |
cd79664f | 71 | cpu_reset(CPU(cpu)); |
1bba0dc9 AF |
72 | } |
73 | ||
c227f099 | 74 | static void ppc_heathrow_init (ram_addr_t ram_size, |
3023f332 | 75 | const char *boot_device, |
3cbee15b JM |
76 | const char *kernel_filename, |
77 | const char *kernel_cmdline, | |
78 | const char *initrd_filename, | |
79 | const char *cpu_model) | |
80 | { | |
c92bb2c7 | 81 | MemoryRegion *sysmem = get_system_memory(); |
72c33dd7 | 82 | PowerPCCPU *cpu = NULL; |
e2684c0b | 83 | CPUPPCState *env = NULL; |
5cea8590 | 84 | char *filename; |
3cbee15b | 85 | qemu_irq *pic, **heathrow_irqs; |
3cbee15b | 86 | int linux_boot, i; |
c92bb2c7 AK |
87 | MemoryRegion *ram = g_new(MemoryRegion, 1); |
88 | MemoryRegion *bios = g_new(MemoryRegion, 1); | |
b9e17a34 | 89 | uint32_t kernel_base, initrd_base, cmdline_base = 0; |
7373048c | 90 | int32_t kernel_size, initrd_size; |
3cbee15b JM |
91 | PCIBus *pci_bus; |
92 | MacIONVRAMState *nvr; | |
ae0bfb79 | 93 | int bios_size; |
23c5e4ca | 94 | MemoryRegion *pic_mem, *dbdma_mem, *cuda_mem; |
5b15f275 | 95 | MemoryRegion *escc_mem, *escc_bar = g_new(MemoryRegion, 1), *ide_mem[2]; |
513f789f | 96 | uint16_t ppc_boot_device; |
f455e98c | 97 | DriveInfo *hd[MAX_IDE_BUS * MAX_IDE_DEVS]; |
271dd5e0 | 98 | void *fw_cfg; |
28ce5ce6 | 99 | void *dbdma; |
3cbee15b JM |
100 | |
101 | linux_boot = (kernel_filename != NULL); | |
102 | ||
103 | /* init CPUs */ | |
3cbee15b | 104 | if (cpu_model == NULL) |
f2fde45a | 105 | cpu_model = "G3"; |
3cbee15b | 106 | for (i = 0; i < smp_cpus; i++) { |
72c33dd7 AF |
107 | cpu = cpu_ppc_init(cpu_model); |
108 | if (cpu == NULL) { | |
aaed909a FB |
109 | fprintf(stderr, "Unable to find PowerPC CPU definition\n"); |
110 | exit(1); | |
111 | } | |
72c33dd7 AF |
112 | env = &cpu->env; |
113 | ||
b0fb43d8 AJ |
114 | /* Set time-base frequency to 16.6 Mhz */ |
115 | cpu_ppc_tb_init(env, 16600000UL); | |
cd79664f | 116 | qemu_register_reset(ppc_heathrow_reset, cpu); |
3cbee15b JM |
117 | } |
118 | ||
119 | /* allocate RAM */ | |
6b4079f8 AJ |
120 | if (ram_size > (2047 << 20)) { |
121 | fprintf(stderr, | |
122 | "qemu: Too much memory for this machine: %d MB, maximum 2047 MB\n", | |
123 | ((unsigned int)ram_size / (1 << 20))); | |
124 | exit(1); | |
125 | } | |
126 | ||
c5705a77 AK |
127 | memory_region_init_ram(ram, "ppc_heathrow.ram", ram_size); |
128 | vmstate_register_ram_global(ram); | |
c92bb2c7 | 129 | memory_region_add_subregion(sysmem, 0, ram); |
a748ab6d | 130 | |
3cbee15b | 131 | /* allocate and load BIOS */ |
c5705a77 AK |
132 | memory_region_init_ram(bios, "ppc_heathrow.bios", BIOS_SIZE); |
133 | vmstate_register_ram_global(bios); | |
3cbee15b | 134 | if (bios_name == NULL) |
992e5acd | 135 | bios_name = PROM_FILENAME; |
5cea8590 | 136 | filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, bios_name); |
c92bb2c7 AK |
137 | memory_region_set_readonly(bios, true); |
138 | memory_region_add_subregion(sysmem, PROM_ADDR, bios); | |
992e5acd BS |
139 | |
140 | /* Load OpenBIOS (ELF) */ | |
5cea8590 | 141 | if (filename) { |
409dbce5 AJ |
142 | bios_size = load_elf(filename, 0, NULL, NULL, NULL, NULL, |
143 | 1, ELF_MACHINE, 0); | |
7267c094 | 144 | g_free(filename); |
5cea8590 PB |
145 | } else { |
146 | bios_size = -1; | |
147 | } | |
3cbee15b | 148 | if (bios_size < 0 || bios_size > BIOS_SIZE) { |
5cea8590 | 149 | hw_error("qemu: could not load PowerPC bios '%s'\n", bios_name); |
3cbee15b JM |
150 | exit(1); |
151 | } | |
3cbee15b | 152 | |
3cbee15b | 153 | if (linux_boot) { |
36bee1e3 | 154 | uint64_t lowaddr = 0; |
ca20cf32 BS |
155 | int bswap_needed; |
156 | ||
157 | #ifdef BSWAP_NEEDED | |
158 | bswap_needed = 1; | |
159 | #else | |
160 | bswap_needed = 0; | |
161 | #endif | |
3cbee15b | 162 | kernel_base = KERNEL_LOAD_ADDR; |
409dbce5 AJ |
163 | kernel_size = load_elf(kernel_filename, translate_kernel_address, NULL, |
164 | NULL, &lowaddr, NULL, 1, ELF_MACHINE, 0); | |
52f163b7 BS |
165 | if (kernel_size < 0) |
166 | kernel_size = load_aout(kernel_filename, kernel_base, | |
ca20cf32 BS |
167 | ram_size - kernel_base, bswap_needed, |
168 | TARGET_PAGE_SIZE); | |
52f163b7 BS |
169 | if (kernel_size < 0) |
170 | kernel_size = load_image_targphys(kernel_filename, | |
171 | kernel_base, | |
172 | ram_size - kernel_base); | |
3cbee15b | 173 | if (kernel_size < 0) { |
2ac71179 | 174 | hw_error("qemu: could not load kernel '%s'\n", |
3cbee15b JM |
175 | kernel_filename); |
176 | exit(1); | |
177 | } | |
178 | /* load initrd */ | |
179 | if (initrd_filename) { | |
b9e17a34 | 180 | initrd_base = round_page(kernel_base + kernel_size + KERNEL_GAP); |
dcac9679 PB |
181 | initrd_size = load_image_targphys(initrd_filename, initrd_base, |
182 | ram_size - initrd_base); | |
3cbee15b | 183 | if (initrd_size < 0) { |
2ac71179 PB |
184 | hw_error("qemu: could not load initial ram disk '%s'\n", |
185 | initrd_filename); | |
3cbee15b JM |
186 | exit(1); |
187 | } | |
b9e17a34 | 188 | cmdline_base = round_page(initrd_base + initrd_size); |
3cbee15b JM |
189 | } else { |
190 | initrd_base = 0; | |
191 | initrd_size = 0; | |
b9e17a34 | 192 | cmdline_base = round_page(kernel_base + kernel_size + KERNEL_GAP); |
3cbee15b | 193 | } |
6ac0e82d | 194 | ppc_boot_device = 'm'; |
3cbee15b JM |
195 | } else { |
196 | kernel_base = 0; | |
197 | kernel_size = 0; | |
198 | initrd_base = 0; | |
199 | initrd_size = 0; | |
28c5af54 | 200 | ppc_boot_device = '\0'; |
0d913fdb | 201 | for (i = 0; boot_device[i] != '\0'; i++) { |
28c5af54 | 202 | /* TOFIX: for now, the second IDE channel is not properly |
0d913fdb | 203 | * used by OHW. The Mac floppy disk are not emulated. |
28c5af54 JM |
204 | * For now, OHW cannot boot from the network. |
205 | */ | |
206 | #if 0 | |
0d913fdb JM |
207 | if (boot_device[i] >= 'a' && boot_device[i] <= 'f') { |
208 | ppc_boot_device = boot_device[i]; | |
28c5af54 | 209 | break; |
0d913fdb | 210 | } |
28c5af54 | 211 | #else |
0d913fdb JM |
212 | if (boot_device[i] >= 'c' && boot_device[i] <= 'd') { |
213 | ppc_boot_device = boot_device[i]; | |
28c5af54 | 214 | break; |
0d913fdb | 215 | } |
28c5af54 JM |
216 | #endif |
217 | } | |
218 | if (ppc_boot_device == '\0') { | |
8a901def | 219 | fprintf(stderr, "No valid boot device for G3 Beige machine\n"); |
28c5af54 JM |
220 | exit(1); |
221 | } | |
3cbee15b JM |
222 | } |
223 | ||
3cbee15b | 224 | /* Register 2 MB of ISA IO space */ |
968d683c | 225 | isa_mmio_init(0xfe000000, 0x00200000); |
3cbee15b JM |
226 | |
227 | /* XXX: we register only 1 output pin for heathrow PIC */ | |
7267c094 | 228 | heathrow_irqs = g_malloc0(smp_cpus * sizeof(qemu_irq *)); |
3cbee15b | 229 | heathrow_irqs[0] = |
7267c094 | 230 | g_malloc0(smp_cpus * sizeof(qemu_irq) * 1); |
3cbee15b JM |
231 | /* Connect the heathrow PIC outputs to the 6xx bus */ |
232 | for (i = 0; i < smp_cpus; i++) { | |
233 | switch (PPC_INPUT(env)) { | |
234 | case PPC_FLAGS_INPUT_6xx: | |
235 | heathrow_irqs[i] = heathrow_irqs[0] + (i * 1); | |
236 | heathrow_irqs[i][0] = | |
237 | ((qemu_irq *)env->irq_inputs)[PPC6xx_INPUT_INT]; | |
238 | break; | |
239 | default: | |
2ac71179 | 240 | hw_error("Bus model not supported on OldWorld Mac machine\n"); |
3cbee15b JM |
241 | } |
242 | } | |
243 | ||
244 | /* init basic PC hardware */ | |
245 | if (PPC_INPUT(env) != PPC_FLAGS_INPUT_6xx) { | |
2ac71179 | 246 | hw_error("Only 6xx bus is supported on heathrow machine\n"); |
3cbee15b | 247 | } |
23c5e4ca | 248 | pic = heathrow_pic_init(&pic_mem, 1, heathrow_irqs); |
aee97b84 AK |
249 | pci_bus = pci_grackle_init(0xfec00000, pic, |
250 | get_system_memory(), | |
251 | get_system_io()); | |
3e20ad3a | 252 | pci_vga_init(pci_bus); |
aae9366a | 253 | |
b39491a8 | 254 | escc_mem = escc_init(0, pic[0x0f], pic[0x10], serial_hds[0], |
7fa9ae1a | 255 | serial_hds[1], ESCC_CLOCK, 4); |
5b15f275 AK |
256 | memory_region_init_alias(escc_bar, "escc-bar", |
257 | escc_mem, 0, memory_region_size(escc_mem)); | |
aae9366a | 258 | |
cb457d76 | 259 | for(i = 0; i < nb_nics; i++) |
07caea31 | 260 | pci_nic_init_nofail(&nd_table[i], "ne2k_pci", NULL); |
0d913fdb | 261 | |
e4bcb14c | 262 | |
75717903 | 263 | ide_drive_get(hd, MAX_IDE_BUS); |
bd4524ed AJ |
264 | |
265 | /* First IDE channel is a MAC IDE on the MacIO bus */ | |
23c5e4ca AK |
266 | dbdma = DBDMA_init(&dbdma_mem); |
267 | ide_mem[0] = NULL; | |
268 | ide_mem[1] = pmac_ide_init(hd, pic[0x0D], dbdma, 0x16, pic[0x02]); | |
e4bcb14c | 269 | |
bd4524ed | 270 | /* Second IDE channel is a CMD646 on the PCI bus */ |
75717903 IY |
271 | hd[0] = hd[MAX_IDE_DEVS]; |
272 | hd[1] = hd[MAX_IDE_DEVS + 1]; | |
bd4524ed AJ |
273 | hd[3] = hd[2] = NULL; |
274 | pci_cmd646_ide_init(pci_bus, hd, 0); | |
3cbee15b JM |
275 | |
276 | /* cuda also initialize ADB */ | |
23c5e4ca | 277 | cuda_init(&cuda_mem, pic[0x12]); |
3cbee15b JM |
278 | |
279 | adb_kbd_init(&adb_bus); | |
280 | adb_mouse_init(&adb_bus); | |
aae9366a | 281 | |
23c5e4ca | 282 | nvr = macio_nvram_init(0x2000, 4); |
3cbee15b JM |
283 | pmac_format_nvram_partition(nvr, 0x2000); |
284 | ||
23c5e4ca | 285 | macio_init(pci_bus, PCI_DEVICE_ID_APPLE_343S1201, 1, pic_mem, |
5b15f275 | 286 | dbdma_mem, cuda_mem, nvr, 2, ide_mem, escc_bar); |
3cbee15b JM |
287 | |
288 | if (usb_enabled) { | |
afb9a60e | 289 | pci_create_simple(pci_bus, -1, "pci-ohci"); |
3cbee15b JM |
290 | } |
291 | ||
292 | if (graphic_depth != 15 && graphic_depth != 32 && graphic_depth != 8) | |
293 | graphic_depth = 15; | |
294 | ||
3cbee15b JM |
295 | /* No PCI init: the BIOS will do it */ |
296 | ||
271dd5e0 BS |
297 | fw_cfg = fw_cfg_init(0, 0, CFG_ADDR, CFG_ADDR + 2); |
298 | fw_cfg_add_i32(fw_cfg, FW_CFG_ID, 1); | |
299 | fw_cfg_add_i64(fw_cfg, FW_CFG_RAM_SIZE, (uint64_t)ram_size); | |
300 | fw_cfg_add_i16(fw_cfg, FW_CFG_MACHINE_ID, ARCH_HEATHROW); | |
513f789f BS |
301 | fw_cfg_add_i32(fw_cfg, FW_CFG_KERNEL_ADDR, kernel_base); |
302 | fw_cfg_add_i32(fw_cfg, FW_CFG_KERNEL_SIZE, kernel_size); | |
303 | if (kernel_cmdline) { | |
b9e17a34 AG |
304 | fw_cfg_add_i32(fw_cfg, FW_CFG_KERNEL_CMDLINE, cmdline_base); |
305 | pstrcpy_targphys("cmdline", cmdline_base, TARGET_PAGE_SIZE, kernel_cmdline); | |
513f789f BS |
306 | } else { |
307 | fw_cfg_add_i32(fw_cfg, FW_CFG_KERNEL_CMDLINE, 0); | |
308 | } | |
309 | fw_cfg_add_i32(fw_cfg, FW_CFG_INITRD_ADDR, initrd_base); | |
310 | fw_cfg_add_i32(fw_cfg, FW_CFG_INITRD_SIZE, initrd_size); | |
311 | fw_cfg_add_i16(fw_cfg, FW_CFG_BOOT_DEVICE, ppc_boot_device); | |
7f1aec5f LV |
312 | |
313 | fw_cfg_add_i16(fw_cfg, FW_CFG_PPC_WIDTH, graphic_width); | |
314 | fw_cfg_add_i16(fw_cfg, FW_CFG_PPC_HEIGHT, graphic_height); | |
315 | fw_cfg_add_i16(fw_cfg, FW_CFG_PPC_DEPTH, graphic_depth); | |
316 | ||
45024f09 | 317 | fw_cfg_add_i32(fw_cfg, FW_CFG_PPC_IS_KVM, kvm_enabled()); |
dc333cd6 AG |
318 | if (kvm_enabled()) { |
319 | #ifdef CONFIG_KVM | |
45024f09 AG |
320 | uint8_t *hypercall; |
321 | ||
dc333cd6 | 322 | fw_cfg_add_i32(fw_cfg, FW_CFG_PPC_TBFREQ, kvmppc_get_tbfreq()); |
7267c094 | 323 | hypercall = g_malloc(16); |
45024f09 AG |
324 | kvmppc_get_hypercall(env, hypercall, 16); |
325 | fw_cfg_add_bytes(fw_cfg, FW_CFG_PPC_KVM_HC, hypercall, 16); | |
326 | fw_cfg_add_i32(fw_cfg, FW_CFG_PPC_KVM_PID, getpid()); | |
dc333cd6 AG |
327 | #endif |
328 | } else { | |
329 | fw_cfg_add_i32(fw_cfg, FW_CFG_PPC_TBFREQ, get_ticks_per_sec()); | |
330 | } | |
331 | ||
513f789f | 332 | qemu_register_boot_set(fw_cfg_boot_set, fw_cfg); |
3cbee15b JM |
333 | } |
334 | ||
f80f9ec9 | 335 | static QEMUMachine heathrow_machine = { |
4d7ca41e | 336 | .name = "g3beige", |
4b32e168 AL |
337 | .desc = "Heathrow based PowerMAC", |
338 | .init = ppc_heathrow_init, | |
3d878caa | 339 | .max_cpus = MAX_CPUS, |
46214a27 | 340 | #ifndef TARGET_PPC64 |
0c257437 | 341 | .is_default = 1, |
46214a27 | 342 | #endif |
3cbee15b | 343 | }; |
f80f9ec9 AL |
344 | |
345 | static void heathrow_machine_init(void) | |
346 | { | |
347 | qemu_register_machine(&heathrow_machine); | |
348 | } | |
349 | ||
350 | machine_init(heathrow_machine_init); |