]> git.proxmox.com Git - mirror_qemu.git/blame - hw/riscv/trace.h
hw/riscv: sifive_u: Add a dummy L2 cache controller device
[mirror_qemu.git] / hw / riscv / trace.h
CommitLineData
243af022 1#include "trace/trace-hw_riscv.h"