]>
Commit | Line | Data |
---|---|---|
6f7e9aec | 1 | /* |
67e999be | 2 | * QEMU ESP/NCR53C9x emulation |
5fafdf24 | 3 | * |
4e9aec74 | 4 | * Copyright (c) 2005-2006 Fabrice Bellard |
fabaaf1d | 5 | * Copyright (c) 2012 Herve Poussineau |
5fafdf24 | 6 | * |
6f7e9aec FB |
7 | * Permission is hereby granted, free of charge, to any person obtaining a copy |
8 | * of this software and associated documentation files (the "Software"), to deal | |
9 | * in the Software without restriction, including without limitation the rights | |
10 | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell | |
11 | * copies of the Software, and to permit persons to whom the Software is | |
12 | * furnished to do so, subject to the following conditions: | |
13 | * | |
14 | * The above copyright notice and this permission notice shall be included in | |
15 | * all copies or substantial portions of the Software. | |
16 | * | |
17 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
18 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
19 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
20 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
21 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, | |
22 | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN | |
23 | * THE SOFTWARE. | |
24 | */ | |
5d20fa6b | 25 | |
a4ab4792 | 26 | #include "qemu/osdep.h" |
83c9f4ca | 27 | #include "hw/sysbus.h" |
0d09e41a | 28 | #include "hw/scsi/esp.h" |
bf4b9889 | 29 | #include "trace.h" |
1de7afc9 | 30 | #include "qemu/log.h" |
0b8fa32f | 31 | #include "qemu/module.h" |
6f7e9aec | 32 | |
67e999be | 33 | /* |
5ad6bb97 BS |
34 | * On Sparc32, this is the ESP (NCR53C90) part of chip STP2000 (Master I/O), |
35 | * also produced as NCR89C100. See | |
67e999be FB |
36 | * http://www.ibiblio.org/pub/historic-linux/early-ports/Sparc/NCR/NCR89C100.txt |
37 | * and | |
38 | * http://www.ibiblio.org/pub/historic-linux/early-ports/Sparc/NCR/NCR53C9X.txt | |
39 | */ | |
40 | ||
c73f96fd BS |
41 | static void esp_raise_irq(ESPState *s) |
42 | { | |
43 | if (!(s->rregs[ESP_RSTAT] & STAT_INT)) { | |
44 | s->rregs[ESP_RSTAT] |= STAT_INT; | |
45 | qemu_irq_raise(s->irq); | |
bf4b9889 | 46 | trace_esp_raise_irq(); |
c73f96fd BS |
47 | } |
48 | } | |
49 | ||
50 | static void esp_lower_irq(ESPState *s) | |
51 | { | |
52 | if (s->rregs[ESP_RSTAT] & STAT_INT) { | |
53 | s->rregs[ESP_RSTAT] &= ~STAT_INT; | |
54 | qemu_irq_lower(s->irq); | |
bf4b9889 | 55 | trace_esp_lower_irq(); |
c73f96fd BS |
56 | } |
57 | } | |
58 | ||
9c7e23fc | 59 | void esp_dma_enable(ESPState *s, int irq, int level) |
73d74342 | 60 | { |
73d74342 BS |
61 | if (level) { |
62 | s->dma_enabled = 1; | |
bf4b9889 | 63 | trace_esp_dma_enable(); |
73d74342 BS |
64 | if (s->dma_cb) { |
65 | s->dma_cb(s); | |
66 | s->dma_cb = NULL; | |
67 | } | |
68 | } else { | |
bf4b9889 | 69 | trace_esp_dma_disable(); |
73d74342 BS |
70 | s->dma_enabled = 0; |
71 | } | |
72 | } | |
73 | ||
9c7e23fc | 74 | void esp_request_cancelled(SCSIRequest *req) |
94d3f98a | 75 | { |
e6810db8 | 76 | ESPState *s = req->hba_private; |
94d3f98a PB |
77 | |
78 | if (req == s->current_req) { | |
79 | scsi_req_unref(s->current_req); | |
80 | s->current_req = NULL; | |
81 | s->current_dev = NULL; | |
82 | } | |
83 | } | |
84 | ||
6c1fef6b | 85 | static uint32_t get_cmd(ESPState *s, uint8_t *buf, uint8_t buflen) |
2f275b8f | 86 | { |
a917d384 | 87 | uint32_t dmalen; |
2f275b8f FB |
88 | int target; |
89 | ||
8dea1dd4 | 90 | target = s->wregs[ESP_WBUSID] & BUSID_DID; |
4f6200f0 | 91 | if (s->dma) { |
9ea73f8b PB |
92 | dmalen = s->rregs[ESP_TCLO]; |
93 | dmalen |= s->rregs[ESP_TCMID] << 8; | |
94 | dmalen |= s->rregs[ESP_TCHI] << 16; | |
6c1fef6b PP |
95 | if (dmalen > buflen) { |
96 | return 0; | |
97 | } | |
8b17de88 | 98 | s->dma_memory_read(s->dma_opaque, buf, dmalen); |
4f6200f0 | 99 | } else { |
fc4d65da | 100 | dmalen = s->ti_size; |
d3cdc491 PP |
101 | if (dmalen > TI_BUFSZ) { |
102 | return 0; | |
103 | } | |
fc4d65da | 104 | memcpy(buf, s->ti_buf, dmalen); |
75ef8496 | 105 | buf[0] = buf[2] >> 5; |
4f6200f0 | 106 | } |
bf4b9889 | 107 | trace_esp_get_cmd(dmalen, target); |
2e5d83bb | 108 | |
2f275b8f | 109 | s->ti_size = 0; |
4f6200f0 FB |
110 | s->ti_rptr = 0; |
111 | s->ti_wptr = 0; | |
2f275b8f | 112 | |
429bef69 | 113 | if (s->current_req) { |
a917d384 | 114 | /* Started a new command before the old one finished. Cancel it. */ |
94d3f98a | 115 | scsi_req_cancel(s->current_req); |
a917d384 PB |
116 | s->async_len = 0; |
117 | } | |
118 | ||
0d3545e7 | 119 | s->current_dev = scsi_device_find(&s->bus, 0, target, 0); |
f48a7a6e | 120 | if (!s->current_dev) { |
2e5d83bb | 121 | // No such drive |
c73f96fd | 122 | s->rregs[ESP_RSTAT] = 0; |
5ad6bb97 BS |
123 | s->rregs[ESP_RINTR] = INTR_DC; |
124 | s->rregs[ESP_RSEQ] = SEQ_0; | |
c73f96fd | 125 | esp_raise_irq(s); |
f930d07e | 126 | return 0; |
2f275b8f | 127 | } |
9f149aa9 PB |
128 | return dmalen; |
129 | } | |
130 | ||
f2818f22 | 131 | static void do_busid_cmd(ESPState *s, uint8_t *buf, uint8_t busid) |
9f149aa9 PB |
132 | { |
133 | int32_t datalen; | |
134 | int lun; | |
f48a7a6e | 135 | SCSIDevice *current_lun; |
9f149aa9 | 136 | |
bf4b9889 | 137 | trace_esp_do_busid_cmd(busid); |
f2818f22 | 138 | lun = busid & 7; |
0d3545e7 | 139 | current_lun = scsi_device_find(&s->bus, 0, s->current_dev->id, lun); |
e6810db8 | 140 | s->current_req = scsi_req_new(current_lun, 0, lun, buf, s); |
c39ce112 | 141 | datalen = scsi_req_enqueue(s->current_req); |
67e999be FB |
142 | s->ti_size = datalen; |
143 | if (datalen != 0) { | |
c73f96fd | 144 | s->rregs[ESP_RSTAT] = STAT_TC; |
a917d384 | 145 | s->dma_left = 0; |
6787f5fa | 146 | s->dma_counter = 0; |
2e5d83bb | 147 | if (datalen > 0) { |
5ad6bb97 | 148 | s->rregs[ESP_RSTAT] |= STAT_DI; |
2e5d83bb | 149 | } else { |
5ad6bb97 | 150 | s->rregs[ESP_RSTAT] |= STAT_DO; |
b9788fc4 | 151 | } |
ad3376cc | 152 | scsi_req_continue(s->current_req); |
2f275b8f | 153 | } |
5ad6bb97 BS |
154 | s->rregs[ESP_RINTR] = INTR_BS | INTR_FC; |
155 | s->rregs[ESP_RSEQ] = SEQ_CD; | |
c73f96fd | 156 | esp_raise_irq(s); |
2f275b8f FB |
157 | } |
158 | ||
f2818f22 AT |
159 | static void do_cmd(ESPState *s, uint8_t *buf) |
160 | { | |
161 | uint8_t busid = buf[0]; | |
162 | ||
163 | do_busid_cmd(s, &buf[1], busid); | |
164 | } | |
165 | ||
9f149aa9 PB |
166 | static void handle_satn(ESPState *s) |
167 | { | |
168 | uint8_t buf[32]; | |
169 | int len; | |
170 | ||
1b26eaa1 | 171 | if (s->dma && !s->dma_enabled) { |
73d74342 BS |
172 | s->dma_cb = handle_satn; |
173 | return; | |
174 | } | |
6c1fef6b | 175 | len = get_cmd(s, buf, sizeof(buf)); |
9f149aa9 PB |
176 | if (len) |
177 | do_cmd(s, buf); | |
178 | } | |
179 | ||
f2818f22 AT |
180 | static void handle_s_without_atn(ESPState *s) |
181 | { | |
182 | uint8_t buf[32]; | |
183 | int len; | |
184 | ||
1b26eaa1 | 185 | if (s->dma && !s->dma_enabled) { |
73d74342 BS |
186 | s->dma_cb = handle_s_without_atn; |
187 | return; | |
188 | } | |
6c1fef6b | 189 | len = get_cmd(s, buf, sizeof(buf)); |
f2818f22 AT |
190 | if (len) { |
191 | do_busid_cmd(s, buf, 0); | |
192 | } | |
193 | } | |
194 | ||
9f149aa9 PB |
195 | static void handle_satn_stop(ESPState *s) |
196 | { | |
1b26eaa1 | 197 | if (s->dma && !s->dma_enabled) { |
73d74342 BS |
198 | s->dma_cb = handle_satn_stop; |
199 | return; | |
200 | } | |
6c1fef6b | 201 | s->cmdlen = get_cmd(s, s->cmdbuf, sizeof(s->cmdbuf)); |
9f149aa9 | 202 | if (s->cmdlen) { |
bf4b9889 | 203 | trace_esp_handle_satn_stop(s->cmdlen); |
9f149aa9 | 204 | s->do_cmd = 1; |
c73f96fd | 205 | s->rregs[ESP_RSTAT] = STAT_TC | STAT_CD; |
5ad6bb97 BS |
206 | s->rregs[ESP_RINTR] = INTR_BS | INTR_FC; |
207 | s->rregs[ESP_RSEQ] = SEQ_CD; | |
c73f96fd | 208 | esp_raise_irq(s); |
9f149aa9 PB |
209 | } |
210 | } | |
211 | ||
0fc5c15a | 212 | static void write_response(ESPState *s) |
2f275b8f | 213 | { |
bf4b9889 | 214 | trace_esp_write_response(s->status); |
3944966d | 215 | s->ti_buf[0] = s->status; |
0fc5c15a | 216 | s->ti_buf[1] = 0; |
4f6200f0 | 217 | if (s->dma) { |
8b17de88 | 218 | s->dma_memory_write(s->dma_opaque, s->ti_buf, 2); |
c73f96fd | 219 | s->rregs[ESP_RSTAT] = STAT_TC | STAT_ST; |
5ad6bb97 BS |
220 | s->rregs[ESP_RINTR] = INTR_BS | INTR_FC; |
221 | s->rregs[ESP_RSEQ] = SEQ_CD; | |
4f6200f0 | 222 | } else { |
f930d07e BS |
223 | s->ti_size = 2; |
224 | s->ti_rptr = 0; | |
d020aa50 | 225 | s->ti_wptr = 2; |
5ad6bb97 | 226 | s->rregs[ESP_RFLAGS] = 2; |
4f6200f0 | 227 | } |
c73f96fd | 228 | esp_raise_irq(s); |
2f275b8f | 229 | } |
4f6200f0 | 230 | |
a917d384 PB |
231 | static void esp_dma_done(ESPState *s) |
232 | { | |
c73f96fd | 233 | s->rregs[ESP_RSTAT] |= STAT_TC; |
5ad6bb97 BS |
234 | s->rregs[ESP_RINTR] = INTR_BS; |
235 | s->rregs[ESP_RSEQ] = 0; | |
236 | s->rregs[ESP_RFLAGS] = 0; | |
237 | s->rregs[ESP_TCLO] = 0; | |
238 | s->rregs[ESP_TCMID] = 0; | |
9ea73f8b | 239 | s->rregs[ESP_TCHI] = 0; |
c73f96fd | 240 | esp_raise_irq(s); |
a917d384 PB |
241 | } |
242 | ||
4d611c9a PB |
243 | static void esp_do_dma(ESPState *s) |
244 | { | |
67e999be | 245 | uint32_t len; |
4d611c9a | 246 | int to_device; |
a917d384 | 247 | |
a917d384 | 248 | len = s->dma_left; |
4d611c9a | 249 | if (s->do_cmd) { |
bf4b9889 | 250 | trace_esp_do_dma(s->cmdlen, len); |
926cde5f PP |
251 | assert (s->cmdlen <= sizeof(s->cmdbuf) && |
252 | len <= sizeof(s->cmdbuf) - s->cmdlen); | |
8b17de88 | 253 | s->dma_memory_read(s->dma_opaque, &s->cmdbuf[s->cmdlen], len); |
4d611c9a | 254 | return; |
a917d384 PB |
255 | } |
256 | if (s->async_len == 0) { | |
257 | /* Defer until data is available. */ | |
258 | return; | |
259 | } | |
260 | if (len > s->async_len) { | |
261 | len = s->async_len; | |
262 | } | |
7f0b6e11 | 263 | to_device = (s->ti_size < 0); |
a917d384 | 264 | if (to_device) { |
8b17de88 | 265 | s->dma_memory_read(s->dma_opaque, s->async_buf, len); |
4d611c9a | 266 | } else { |
8b17de88 | 267 | s->dma_memory_write(s->dma_opaque, s->async_buf, len); |
a917d384 | 268 | } |
a917d384 PB |
269 | s->dma_left -= len; |
270 | s->async_buf += len; | |
271 | s->async_len -= len; | |
6787f5fa PB |
272 | if (to_device) |
273 | s->ti_size += len; | |
274 | else | |
275 | s->ti_size -= len; | |
a917d384 | 276 | if (s->async_len == 0) { |
ad3376cc PB |
277 | scsi_req_continue(s->current_req); |
278 | /* If there is still data to be read from the device then | |
279 | complete the DMA operation immediately. Otherwise defer | |
280 | until the scsi layer has completed. */ | |
281 | if (to_device || s->dma_left != 0 || s->ti_size == 0) { | |
282 | return; | |
4d611c9a | 283 | } |
a917d384 | 284 | } |
ad3376cc PB |
285 | |
286 | /* Partially filled a scsi buffer. Complete immediately. */ | |
287 | esp_dma_done(s); | |
4d611c9a PB |
288 | } |
289 | ||
ea84a442 | 290 | static void esp_report_command_complete(ESPState *s, uint32_t status) |
2e5d83bb | 291 | { |
bf4b9889 | 292 | trace_esp_command_complete(); |
c6df7102 | 293 | if (s->ti_size != 0) { |
bf4b9889 | 294 | trace_esp_command_complete_unexpected(); |
c6df7102 PB |
295 | } |
296 | s->ti_size = 0; | |
297 | s->dma_left = 0; | |
298 | s->async_len = 0; | |
aba1f023 | 299 | if (status) { |
bf4b9889 | 300 | trace_esp_command_complete_fail(); |
c6df7102 | 301 | } |
aba1f023 | 302 | s->status = status; |
c6df7102 PB |
303 | s->rregs[ESP_RSTAT] = STAT_ST; |
304 | esp_dma_done(s); | |
305 | if (s->current_req) { | |
306 | scsi_req_unref(s->current_req); | |
307 | s->current_req = NULL; | |
308 | s->current_dev = NULL; | |
309 | } | |
310 | } | |
311 | ||
ea84a442 GR |
312 | void esp_command_complete(SCSIRequest *req, uint32_t status, |
313 | size_t resid) | |
314 | { | |
315 | ESPState *s = req->hba_private; | |
316 | ||
317 | if (s->rregs[ESP_RSTAT] & STAT_INT) { | |
318 | /* Defer handling command complete until the previous | |
319 | * interrupt has been handled. | |
320 | */ | |
321 | trace_esp_command_complete_deferred(); | |
322 | s->deferred_status = status; | |
323 | s->deferred_complete = true; | |
324 | return; | |
325 | } | |
326 | esp_report_command_complete(s, status); | |
327 | } | |
328 | ||
9c7e23fc | 329 | void esp_transfer_data(SCSIRequest *req, uint32_t len) |
c6df7102 | 330 | { |
e6810db8 | 331 | ESPState *s = req->hba_private; |
c6df7102 | 332 | |
7f0b6e11 | 333 | assert(!s->do_cmd); |
bf4b9889 | 334 | trace_esp_transfer_data(s->dma_left, s->ti_size); |
aba1f023 | 335 | s->async_len = len; |
c6df7102 PB |
336 | s->async_buf = scsi_req_get_buf(req); |
337 | if (s->dma_left) { | |
338 | esp_do_dma(s); | |
339 | } else if (s->dma_counter != 0 && s->ti_size <= 0) { | |
340 | /* If this was the last part of a DMA transfer then the | |
341 | completion interrupt is deferred to here. */ | |
a917d384 | 342 | esp_dma_done(s); |
4d611c9a | 343 | } |
2e5d83bb PB |
344 | } |
345 | ||
2f275b8f FB |
346 | static void handle_ti(ESPState *s) |
347 | { | |
4d611c9a | 348 | uint32_t dmalen, minlen; |
2f275b8f | 349 | |
7246e160 HP |
350 | if (s->dma && !s->dma_enabled) { |
351 | s->dma_cb = handle_ti; | |
352 | return; | |
353 | } | |
354 | ||
9ea73f8b PB |
355 | dmalen = s->rregs[ESP_TCLO]; |
356 | dmalen |= s->rregs[ESP_TCMID] << 8; | |
357 | dmalen |= s->rregs[ESP_TCHI] << 16; | |
db59203d PB |
358 | if (dmalen==0) { |
359 | dmalen=0x10000; | |
360 | } | |
6787f5fa | 361 | s->dma_counter = dmalen; |
db59203d | 362 | |
9f149aa9 | 363 | if (s->do_cmd) |
926cde5f | 364 | minlen = (dmalen < ESP_CMDBUF_SZ) ? dmalen : ESP_CMDBUF_SZ; |
67e999be FB |
365 | else if (s->ti_size < 0) |
366 | minlen = (dmalen < -s->ti_size) ? dmalen : -s->ti_size; | |
9f149aa9 PB |
367 | else |
368 | minlen = (dmalen < s->ti_size) ? dmalen : s->ti_size; | |
bf4b9889 | 369 | trace_esp_handle_ti(minlen); |
4f6200f0 | 370 | if (s->dma) { |
4d611c9a | 371 | s->dma_left = minlen; |
5ad6bb97 | 372 | s->rregs[ESP_RSTAT] &= ~STAT_TC; |
4d611c9a | 373 | esp_do_dma(s); |
7f0b6e11 PB |
374 | } |
375 | if (s->do_cmd) { | |
bf4b9889 | 376 | trace_esp_handle_ti_cmd(s->cmdlen); |
9f149aa9 PB |
377 | s->ti_size = 0; |
378 | s->cmdlen = 0; | |
379 | s->do_cmd = 0; | |
380 | do_cmd(s, s->cmdbuf); | |
9f149aa9 | 381 | } |
2f275b8f FB |
382 | } |
383 | ||
9c7e23fc | 384 | void esp_hard_reset(ESPState *s) |
6f7e9aec | 385 | { |
5aca8c3b BS |
386 | memset(s->rregs, 0, ESP_REGS); |
387 | memset(s->wregs, 0, ESP_REGS); | |
c9cf45c1 | 388 | s->tchi_written = 0; |
4e9aec74 PB |
389 | s->ti_size = 0; |
390 | s->ti_rptr = 0; | |
391 | s->ti_wptr = 0; | |
4e9aec74 | 392 | s->dma = 0; |
9f149aa9 | 393 | s->do_cmd = 0; |
73d74342 | 394 | s->dma_cb = NULL; |
8dea1dd4 BS |
395 | |
396 | s->rregs[ESP_CFG1] = 7; | |
6f7e9aec FB |
397 | } |
398 | ||
a391fdbc | 399 | static void esp_soft_reset(ESPState *s) |
85948643 | 400 | { |
85948643 | 401 | qemu_irq_lower(s->irq); |
a391fdbc | 402 | esp_hard_reset(s); |
85948643 BS |
403 | } |
404 | ||
a391fdbc | 405 | static void parent_esp_reset(ESPState *s, int irq, int level) |
2d069bab | 406 | { |
85948643 | 407 | if (level) { |
a391fdbc | 408 | esp_soft_reset(s); |
85948643 | 409 | } |
2d069bab BS |
410 | } |
411 | ||
9c7e23fc | 412 | uint64_t esp_reg_read(ESPState *s, uint32_t saddr) |
73d74342 | 413 | { |
a391fdbc | 414 | uint32_t old_val; |
73d74342 | 415 | |
bf4b9889 | 416 | trace_esp_mem_readb(saddr, s->rregs[saddr]); |
6f7e9aec | 417 | switch (saddr) { |
5ad6bb97 | 418 | case ESP_FIFO: |
ff589551 PP |
419 | if ((s->rregs[ESP_RSTAT] & STAT_PIO_MASK) == 0) { |
420 | /* Data out. */ | |
421 | qemu_log_mask(LOG_UNIMP, "esp: PIO data read not implemented\n"); | |
422 | s->rregs[ESP_FIFO] = 0; | |
ff589551 | 423 | } else if (s->ti_rptr < s->ti_wptr) { |
f930d07e | 424 | s->ti_size--; |
ff589551 | 425 | s->rregs[ESP_FIFO] = s->ti_buf[s->ti_rptr++]; |
f930d07e | 426 | } |
ff589551 | 427 | if (s->ti_rptr == s->ti_wptr) { |
4f6200f0 FB |
428 | s->ti_rptr = 0; |
429 | s->ti_wptr = 0; | |
430 | } | |
f930d07e | 431 | break; |
5ad6bb97 | 432 | case ESP_RINTR: |
2814df28 BS |
433 | /* Clear sequence step, interrupt register and all status bits |
434 | except TC */ | |
435 | old_val = s->rregs[ESP_RINTR]; | |
436 | s->rregs[ESP_RINTR] = 0; | |
437 | s->rregs[ESP_RSTAT] &= ~STAT_TC; | |
438 | s->rregs[ESP_RSEQ] = SEQ_CD; | |
c73f96fd | 439 | esp_lower_irq(s); |
ea84a442 GR |
440 | if (s->deferred_complete) { |
441 | esp_report_command_complete(s, s->deferred_status); | |
442 | s->deferred_complete = false; | |
443 | } | |
2814df28 | 444 | return old_val; |
c9cf45c1 HR |
445 | case ESP_TCHI: |
446 | /* Return the unique id if the value has never been written */ | |
447 | if (!s->tchi_written) { | |
448 | return s->chip_id; | |
449 | } | |
6f7e9aec | 450 | default: |
f930d07e | 451 | break; |
6f7e9aec | 452 | } |
2f275b8f | 453 | return s->rregs[saddr]; |
6f7e9aec FB |
454 | } |
455 | ||
9c7e23fc | 456 | void esp_reg_write(ESPState *s, uint32_t saddr, uint64_t val) |
6f7e9aec | 457 | { |
bf4b9889 | 458 | trace_esp_mem_writeb(saddr, s->wregs[saddr], val); |
6f7e9aec | 459 | switch (saddr) { |
c9cf45c1 HR |
460 | case ESP_TCHI: |
461 | s->tchi_written = true; | |
462 | /* fall through */ | |
5ad6bb97 BS |
463 | case ESP_TCLO: |
464 | case ESP_TCMID: | |
465 | s->rregs[ESP_RSTAT] &= ~STAT_TC; | |
4f6200f0 | 466 | break; |
5ad6bb97 | 467 | case ESP_FIFO: |
9f149aa9 | 468 | if (s->do_cmd) { |
926cde5f | 469 | if (s->cmdlen < ESP_CMDBUF_SZ) { |
c98c6c10 PP |
470 | s->cmdbuf[s->cmdlen++] = val & 0xff; |
471 | } else { | |
472 | trace_esp_error_fifo_overrun(); | |
473 | } | |
ff589551 | 474 | } else if (s->ti_wptr == TI_BUFSZ - 1) { |
3af4e9aa | 475 | trace_esp_error_fifo_overrun(); |
2e5d83bb PB |
476 | } else { |
477 | s->ti_size++; | |
478 | s->ti_buf[s->ti_wptr++] = val & 0xff; | |
479 | } | |
f930d07e | 480 | break; |
5ad6bb97 | 481 | case ESP_CMD: |
4f6200f0 | 482 | s->rregs[saddr] = val; |
5ad6bb97 | 483 | if (val & CMD_DMA) { |
f930d07e | 484 | s->dma = 1; |
6787f5fa | 485 | /* Reload DMA counter. */ |
5ad6bb97 BS |
486 | s->rregs[ESP_TCLO] = s->wregs[ESP_TCLO]; |
487 | s->rregs[ESP_TCMID] = s->wregs[ESP_TCMID]; | |
9ea73f8b | 488 | s->rregs[ESP_TCHI] = s->wregs[ESP_TCHI]; |
f930d07e BS |
489 | } else { |
490 | s->dma = 0; | |
491 | } | |
5ad6bb97 BS |
492 | switch(val & CMD_CMD) { |
493 | case CMD_NOP: | |
bf4b9889 | 494 | trace_esp_mem_writeb_cmd_nop(val); |
f930d07e | 495 | break; |
5ad6bb97 | 496 | case CMD_FLUSH: |
bf4b9889 | 497 | trace_esp_mem_writeb_cmd_flush(val); |
9e61bde5 | 498 | //s->ti_size = 0; |
5ad6bb97 BS |
499 | s->rregs[ESP_RINTR] = INTR_FC; |
500 | s->rregs[ESP_RSEQ] = 0; | |
a214c598 | 501 | s->rregs[ESP_RFLAGS] = 0; |
f930d07e | 502 | break; |
5ad6bb97 | 503 | case CMD_RESET: |
bf4b9889 | 504 | trace_esp_mem_writeb_cmd_reset(val); |
a391fdbc | 505 | esp_soft_reset(s); |
f930d07e | 506 | break; |
5ad6bb97 | 507 | case CMD_BUSRESET: |
bf4b9889 | 508 | trace_esp_mem_writeb_cmd_bus_reset(val); |
5ad6bb97 BS |
509 | s->rregs[ESP_RINTR] = INTR_RST; |
510 | if (!(s->wregs[ESP_CFG1] & CFG1_RESREPT)) { | |
c73f96fd | 511 | esp_raise_irq(s); |
9e61bde5 | 512 | } |
f930d07e | 513 | break; |
5ad6bb97 | 514 | case CMD_TI: |
f930d07e BS |
515 | handle_ti(s); |
516 | break; | |
5ad6bb97 | 517 | case CMD_ICCS: |
bf4b9889 | 518 | trace_esp_mem_writeb_cmd_iccs(val); |
f930d07e | 519 | write_response(s); |
4bf5801d BS |
520 | s->rregs[ESP_RINTR] = INTR_FC; |
521 | s->rregs[ESP_RSTAT] |= STAT_MI; | |
f930d07e | 522 | break; |
5ad6bb97 | 523 | case CMD_MSGACC: |
bf4b9889 | 524 | trace_esp_mem_writeb_cmd_msgacc(val); |
5ad6bb97 BS |
525 | s->rregs[ESP_RINTR] = INTR_DC; |
526 | s->rregs[ESP_RSEQ] = 0; | |
4e2a68c1 AT |
527 | s->rregs[ESP_RFLAGS] = 0; |
528 | esp_raise_irq(s); | |
f930d07e | 529 | break; |
0fd0eb21 | 530 | case CMD_PAD: |
bf4b9889 | 531 | trace_esp_mem_writeb_cmd_pad(val); |
0fd0eb21 BS |
532 | s->rregs[ESP_RSTAT] = STAT_TC; |
533 | s->rregs[ESP_RINTR] = INTR_FC; | |
534 | s->rregs[ESP_RSEQ] = 0; | |
535 | break; | |
5ad6bb97 | 536 | case CMD_SATN: |
bf4b9889 | 537 | trace_esp_mem_writeb_cmd_satn(val); |
f930d07e | 538 | break; |
6915bff1 HP |
539 | case CMD_RSTATN: |
540 | trace_esp_mem_writeb_cmd_rstatn(val); | |
541 | break; | |
5e1e0a3b | 542 | case CMD_SEL: |
bf4b9889 | 543 | trace_esp_mem_writeb_cmd_sel(val); |
f2818f22 | 544 | handle_s_without_atn(s); |
5e1e0a3b | 545 | break; |
5ad6bb97 | 546 | case CMD_SELATN: |
bf4b9889 | 547 | trace_esp_mem_writeb_cmd_selatn(val); |
f930d07e BS |
548 | handle_satn(s); |
549 | break; | |
5ad6bb97 | 550 | case CMD_SELATNS: |
bf4b9889 | 551 | trace_esp_mem_writeb_cmd_selatns(val); |
f930d07e BS |
552 | handle_satn_stop(s); |
553 | break; | |
5ad6bb97 | 554 | case CMD_ENSEL: |
bf4b9889 | 555 | trace_esp_mem_writeb_cmd_ensel(val); |
e3926838 | 556 | s->rregs[ESP_RINTR] = 0; |
74ec6048 | 557 | break; |
6fe84c18 HP |
558 | case CMD_DISSEL: |
559 | trace_esp_mem_writeb_cmd_dissel(val); | |
560 | s->rregs[ESP_RINTR] = 0; | |
561 | esp_raise_irq(s); | |
562 | break; | |
f930d07e | 563 | default: |
3af4e9aa | 564 | trace_esp_error_unhandled_command(val); |
f930d07e BS |
565 | break; |
566 | } | |
567 | break; | |
5ad6bb97 | 568 | case ESP_WBUSID ... ESP_WSYNO: |
f930d07e | 569 | break; |
5ad6bb97 | 570 | case ESP_CFG1: |
9ea73f8b PB |
571 | case ESP_CFG2: case ESP_CFG3: |
572 | case ESP_RES3: case ESP_RES4: | |
4f6200f0 FB |
573 | s->rregs[saddr] = val; |
574 | break; | |
5ad6bb97 | 575 | case ESP_WCCF ... ESP_WTEST: |
4f6200f0 | 576 | break; |
6f7e9aec | 577 | default: |
3af4e9aa | 578 | trace_esp_error_invalid_write(val, saddr); |
8dea1dd4 | 579 | return; |
6f7e9aec | 580 | } |
2f275b8f | 581 | s->wregs[saddr] = val; |
6f7e9aec FB |
582 | } |
583 | ||
a8170e5e | 584 | static bool esp_mem_accepts(void *opaque, hwaddr addr, |
8372d383 PM |
585 | unsigned size, bool is_write, |
586 | MemTxAttrs attrs) | |
67bb5314 AK |
587 | { |
588 | return (size == 1) || (is_write && size == 4); | |
589 | } | |
6f7e9aec | 590 | |
9c7e23fc | 591 | const VMStateDescription vmstate_esp = { |
cc9952f3 | 592 | .name ="esp", |
cc966774 | 593 | .version_id = 4, |
cc9952f3 | 594 | .minimum_version_id = 3, |
35d08458 | 595 | .fields = (VMStateField[]) { |
cc9952f3 BS |
596 | VMSTATE_BUFFER(rregs, ESPState), |
597 | VMSTATE_BUFFER(wregs, ESPState), | |
598 | VMSTATE_INT32(ti_size, ESPState), | |
599 | VMSTATE_UINT32(ti_rptr, ESPState), | |
600 | VMSTATE_UINT32(ti_wptr, ESPState), | |
601 | VMSTATE_BUFFER(ti_buf, ESPState), | |
3944966d | 602 | VMSTATE_UINT32(status, ESPState), |
ea84a442 GR |
603 | VMSTATE_UINT32(deferred_status, ESPState), |
604 | VMSTATE_BOOL(deferred_complete, ESPState), | |
cc9952f3 | 605 | VMSTATE_UINT32(dma, ESPState), |
cc966774 PB |
606 | VMSTATE_PARTIAL_BUFFER(cmdbuf, ESPState, 16), |
607 | VMSTATE_BUFFER_START_MIDDLE_V(cmdbuf, ESPState, 16, 4), | |
cc9952f3 BS |
608 | VMSTATE_UINT32(cmdlen, ESPState), |
609 | VMSTATE_UINT32(do_cmd, ESPState), | |
610 | VMSTATE_UINT32(dma_left, ESPState), | |
611 | VMSTATE_END_OF_LIST() | |
612 | } | |
613 | }; | |
6f7e9aec | 614 | |
a8170e5e | 615 | static void sysbus_esp_mem_write(void *opaque, hwaddr addr, |
a391fdbc HP |
616 | uint64_t val, unsigned int size) |
617 | { | |
618 | SysBusESPState *sysbus = opaque; | |
619 | uint32_t saddr; | |
620 | ||
621 | saddr = addr >> sysbus->it_shift; | |
622 | esp_reg_write(&sysbus->esp, saddr, val); | |
623 | } | |
624 | ||
a8170e5e | 625 | static uint64_t sysbus_esp_mem_read(void *opaque, hwaddr addr, |
a391fdbc HP |
626 | unsigned int size) |
627 | { | |
628 | SysBusESPState *sysbus = opaque; | |
629 | uint32_t saddr; | |
630 | ||
631 | saddr = addr >> sysbus->it_shift; | |
632 | return esp_reg_read(&sysbus->esp, saddr); | |
633 | } | |
634 | ||
635 | static const MemoryRegionOps sysbus_esp_mem_ops = { | |
636 | .read = sysbus_esp_mem_read, | |
637 | .write = sysbus_esp_mem_write, | |
638 | .endianness = DEVICE_NATIVE_ENDIAN, | |
639 | .valid.accepts = esp_mem_accepts, | |
640 | }; | |
641 | ||
afd4030c PB |
642 | static const struct SCSIBusInfo esp_scsi_info = { |
643 | .tcq = false, | |
7e0380b9 PB |
644 | .max_target = ESP_MAX_DEVS, |
645 | .max_lun = 7, | |
afd4030c | 646 | |
c6df7102 | 647 | .transfer_data = esp_transfer_data, |
94d3f98a PB |
648 | .complete = esp_command_complete, |
649 | .cancel = esp_request_cancelled | |
cfdc1bb0 PB |
650 | }; |
651 | ||
a391fdbc | 652 | static void sysbus_esp_gpio_demux(void *opaque, int irq, int level) |
cfb9de9c | 653 | { |
80cac47e | 654 | SysBusESPState *sysbus = ESP_STATE(opaque); |
a391fdbc HP |
655 | ESPState *s = &sysbus->esp; |
656 | ||
657 | switch (irq) { | |
658 | case 0: | |
659 | parent_esp_reset(s, irq, level); | |
660 | break; | |
661 | case 1: | |
662 | esp_dma_enable(opaque, irq, level); | |
663 | break; | |
664 | } | |
665 | } | |
666 | ||
b09318ca | 667 | static void sysbus_esp_realize(DeviceState *dev, Error **errp) |
a391fdbc | 668 | { |
b09318ca | 669 | SysBusDevice *sbd = SYS_BUS_DEVICE(dev); |
80cac47e | 670 | SysBusESPState *sysbus = ESP_STATE(dev); |
a391fdbc | 671 | ESPState *s = &sysbus->esp; |
6f7e9aec | 672 | |
b09318ca | 673 | sysbus_init_irq(sbd, &s->irq); |
a391fdbc | 674 | assert(sysbus->it_shift != -1); |
6f7e9aec | 675 | |
d32e4b3d | 676 | s->chip_id = TCHI_FAS100A; |
29776739 PB |
677 | memory_region_init_io(&sysbus->iomem, OBJECT(sysbus), &sysbus_esp_mem_ops, |
678 | sysbus, "esp", ESP_REGS << sysbus->it_shift); | |
b09318ca | 679 | sysbus_init_mmio(sbd, &sysbus->iomem); |
6f7e9aec | 680 | |
b09318ca | 681 | qdev_init_gpio_in(dev, sysbus_esp_gpio_demux, 2); |
2d069bab | 682 | |
b1187b51 | 683 | scsi_bus_new(&s->bus, sizeof(s->bus), dev, &esp_scsi_info, NULL); |
67e999be | 684 | } |
cfb9de9c | 685 | |
a391fdbc HP |
686 | static void sysbus_esp_hard_reset(DeviceState *dev) |
687 | { | |
80cac47e | 688 | SysBusESPState *sysbus = ESP_STATE(dev); |
a391fdbc HP |
689 | esp_hard_reset(&sysbus->esp); |
690 | } | |
691 | ||
692 | static const VMStateDescription vmstate_sysbus_esp_scsi = { | |
693 | .name = "sysbusespscsi", | |
ea84a442 GR |
694 | .version_id = 1, |
695 | .minimum_version_id = 1, | |
a391fdbc HP |
696 | .fields = (VMStateField[]) { |
697 | VMSTATE_STRUCT(esp, SysBusESPState, 0, vmstate_esp, ESPState), | |
698 | VMSTATE_END_OF_LIST() | |
699 | } | |
999e12bb AL |
700 | }; |
701 | ||
a391fdbc | 702 | static void sysbus_esp_class_init(ObjectClass *klass, void *data) |
999e12bb | 703 | { |
39bffca2 | 704 | DeviceClass *dc = DEVICE_CLASS(klass); |
999e12bb | 705 | |
b09318ca | 706 | dc->realize = sysbus_esp_realize; |
a391fdbc HP |
707 | dc->reset = sysbus_esp_hard_reset; |
708 | dc->vmsd = &vmstate_sysbus_esp_scsi; | |
125ee0ed | 709 | set_bit(DEVICE_CATEGORY_STORAGE, dc->categories); |
999e12bb AL |
710 | } |
711 | ||
1f077308 | 712 | static const TypeInfo sysbus_esp_info = { |
a71c7ec5 | 713 | .name = TYPE_ESP, |
39bffca2 | 714 | .parent = TYPE_SYS_BUS_DEVICE, |
a391fdbc HP |
715 | .instance_size = sizeof(SysBusESPState), |
716 | .class_init = sysbus_esp_class_init, | |
63235df8 BS |
717 | }; |
718 | ||
83f7d43a | 719 | static void esp_register_types(void) |
cfb9de9c | 720 | { |
a391fdbc | 721 | type_register_static(&sysbus_esp_info); |
cfb9de9c PB |
722 | } |
723 | ||
83f7d43a | 724 | type_init(esp_register_types) |