]> git.proxmox.com Git - mirror_qemu.git/blame - hw/sh4/sh7750.c
projects / mirror_qemu.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
hw: Clean up bogus default boot order
[mirror_qemu.git] / hw / sh4 / sh7750.c
CommitLineData
27c7ca7e
FB		 1/*
2 * SH7750 device
5fafdf24 3 *
80f515e6 4 * Copyright (c) 2007 Magnus Damm
27c7ca7e 5 * Copyright (c) 2005 Samuel Tardieu
5fafdf24 6 *
27c7ca7e
FB		 7 * Permission is hereby granted, free of charge, to any person obtaining a copy
8 * of this software and associated documentation files (the "Software"), to deal
9 * in the Software without restriction, including without limitation the rights
10 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
11 * copies of the Software, and to permit persons to whom the Software is
12 * furnished to do so, subject to the following conditions:
13 *
14 * The above copyright notice and this permission notice shall be included in
15 * all copies or substantial portions of the Software.
16 *
17 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
18 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
19 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
20 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
21 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
22 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
23 * THE SOFTWARE.
24 */
25#include <stdio.h>
83c9f4ca 26#include "hw/hw.h"
0d09e41a 27#include "hw/sh4/sh.h"
9c17d615 28#include "sysemu/sysemu.h"
47b43a1f
PB		 29#include "sh7750_regs.h"
30#include "sh7750_regnames.h"
0d09e41a 31#include "hw/sh4/sh_intc.h"
29e179bc 32#include "cpu.h"
022c62cb 33#include "exec/address-spaces.h"
27c7ca7e 34
27c7ca7e
FB		 35#define NB_DEVICES 4
36
37typedef struct SH7750State {
382863e2
BC		 38 MemoryRegion iomem;
39 MemoryRegion iomem_1f0;
40 MemoryRegion iomem_ff0;
41 MemoryRegion iomem_1f8;
42 MemoryRegion iomem_ff8;
43 MemoryRegion iomem_1fc;
44 MemoryRegion iomem_ffc;
1a4004c7 45 MemoryRegion mmct_iomem;
27c7ca7e 46 /* CPU */
2f493fee 47 SuperHCPU *cpu;
27c7ca7e
FB		 48 /* Peripheral frequency in Hz */
49 uint32_t periph_freq;
50 /* SDRAM controller */
c2f01775 51 uint32_t bcr1;
c2432a42
AJ		 52 uint16_t bcr2;
53 uint16_t bcr3;
54 uint32_t bcr4;
27c7ca7e 55 uint16_t rfcr;
c2432a42
AJ		 56 /* PCMCIA controller */
57 uint16_t pcr;
27c7ca7e
FB		 58 /* IO ports */
59 uint16_t gpioic;
60 uint32_t pctra;
61 uint32_t pctrb;
62 uint16_t portdira; /* Cached */
63 uint16_t portpullupa; /* Cached */
64 uint16_t portdirb; /* Cached */
65 uint16_t portpullupb; /* Cached */
66 uint16_t pdtra;
67 uint16_t pdtrb;
68 uint16_t periph_pdtra; /* Imposed by the peripherals */
69 uint16_t periph_portdira; /* Direction seen from the peripherals */
70 uint16_t periph_pdtrb; /* Imposed by the peripherals */
71 uint16_t periph_portdirb; /* Direction seen from the peripherals */
72 sh7750_io_device *devices[NB_DEVICES]; /* External peripherals */
3464c589 73
27c7ca7e
FB		 74 /* Cache */
75 uint32_t ccr;
27c7ca7e 76
80f515e6 77 struct intc_desc intc;
cd1a3f68 78} SH7750State;
27c7ca7e 79
86178a57 80static inline int has_bcr3_and_bcr4(SH7750State * s)
c2432a42 81{
2f493fee 82 return s->cpu->env.features & SH_FEATURE_BCR3_AND_BCR4;
c2432a42 83}
27c7ca7e
FB		 84/**********************************************************************
85 I/O ports
86**********************************************************************/
87
88int sh7750_register_io_device(SH7750State * s, sh7750_io_device * device)
89{
90 int i;
91
92 for (i = 0; i < NB_DEVICES; i++) {
93 if (s->devices[i] == NULL) {
94 s->devices[i] = device;
95 return 0;
96 }
97 }
98 return -1;
99}
100
101static uint16_t portdir(uint32_t v)
102{
103#define EVENPORTMASK(n) ((v & (1<<((n)<<1))) >> (n))
104 return
105 EVENPORTMASK(15) | EVENPORTMASK(14) | EVENPORTMASK(13) |
106 EVENPORTMASK(12) | EVENPORTMASK(11) | EVENPORTMASK(10) |
107 EVENPORTMASK(9) | EVENPORTMASK(8) | EVENPORTMASK(7) |
108 EVENPORTMASK(6) | EVENPORTMASK(5) | EVENPORTMASK(4) |
109 EVENPORTMASK(3) | EVENPORTMASK(2) | EVENPORTMASK(1) |
110 EVENPORTMASK(0);
111}
112
113static uint16_t portpullup(uint32_t v)
114{
115#define ODDPORTMASK(n) ((v & (1<<(((n)<<1)+1))) >> (n))
116 return
117 ODDPORTMASK(15) | ODDPORTMASK(14) | ODDPORTMASK(13) |
118 ODDPORTMASK(12) | ODDPORTMASK(11) | ODDPORTMASK(10) |
119 ODDPORTMASK(9) | ODDPORTMASK(8) | ODDPORTMASK(7) | ODDPORTMASK(6) |
120 ODDPORTMASK(5) | ODDPORTMASK(4) | ODDPORTMASK(3) | ODDPORTMASK(2) |
121 ODDPORTMASK(1) | ODDPORTMASK(0);
122}
123
124static uint16_t porta_lines(SH7750State * s)
125{
126 return (s->portdira & s->pdtra) | /* CPU */
127 (s->periph_portdira & s->periph_pdtra) | /* Peripherals */
128 (~(s->portdira | s->periph_portdira) & s->portpullupa); /* Pullups */
129}
130
131static uint16_t portb_lines(SH7750State * s)
132{
133 return (s->portdirb & s->pdtrb) | /* CPU */
134 (s->periph_portdirb & s->periph_pdtrb) | /* Peripherals */
135 (~(s->portdirb | s->periph_portdirb) & s->portpullupb); /* Pullups */
136}
137
138static void gen_port_interrupts(SH7750State * s)
139{
140 /* XXXXX interrupts not generated */
141}
142
143static void porta_changed(SH7750State * s, uint16_t prev)
144{
145 uint16_t currenta, changes;
146 int i, r = 0;
147
148#if 0
149 fprintf(stderr, "porta changed from 0x%04x to 0x%04x\n",
150 prev, porta_lines(s));
151 fprintf(stderr, "pdtra=0x%04x, pctra=0x%08x\n", s->pdtra, s->pctra);
152#endif
153 currenta = porta_lines(s);
154 if (currenta == prev)
155 return;
156 changes = currenta ^ prev;
157
158 for (i = 0; i < NB_DEVICES; i++) {
159 if (s->devices[i] && (s->devices[i]->portamask_trigger & changes)) {
160 r |= s->devices[i]->port_change_cb(currenta, portb_lines(s),
161 &s->periph_pdtra,
162 &s->periph_portdira,
163 &s->periph_pdtrb,
164 &s->periph_portdirb);
165 }
166 }
167
168 if (r)
169 gen_port_interrupts(s);
170}
171
172static void portb_changed(SH7750State * s, uint16_t prev)
173{
174 uint16_t currentb, changes;
175 int i, r = 0;
176
177 currentb = portb_lines(s);
178 if (currentb == prev)
179 return;
180 changes = currentb ^ prev;
181
182 for (i = 0; i < NB_DEVICES; i++) {
183 if (s->devices[i] && (s->devices[i]->portbmask_trigger & changes)) {
184 r |= s->devices[i]->port_change_cb(portb_lines(s), currentb,
185 &s->periph_pdtra,
186 &s->periph_portdira,
187 &s->periph_pdtrb,
188 &s->periph_portdirb);
189 }
190 }
191
192 if (r)
193 gen_port_interrupts(s);
194}
195
196/**********************************************************************
197 Memory
198**********************************************************************/
199
a8170e5e 200static void error_access(const char *kind, hwaddr addr)
27c7ca7e 201{
526ccb7a 202 fprintf(stderr, "%s to %s (0x" TARGET_FMT_plx ") not supported\n",
27c7ca7e
FB		 203 kind, regname(addr), addr);
204}
205
a8170e5e 206static void ignore_access(const char *kind, hwaddr addr)
27c7ca7e 207{
526ccb7a 208 fprintf(stderr, "%s to %s (0x" TARGET_FMT_plx ") ignored\n",
27c7ca7e
FB		 209 kind, regname(addr), addr);
210}
211
a8170e5e 212static uint32_t sh7750_mem_readb(void *opaque, hwaddr addr)
27c7ca7e 213{
27c7ca7e 214 switch (addr) {
27c7ca7e
FB		 215 default:
216 error_access("byte read", addr);
43dc2a64 217 abort();
27c7ca7e
FB		 218 }
219}
220
a8170e5e 221static uint32_t sh7750_mem_readw(void *opaque, hwaddr addr)
27c7ca7e
FB		 222{
223 SH7750State *s = opaque;
27c7ca7e
FB		 224
225 switch (addr) {
c2f01775
AZ		 226 case SH7750_BCR2_A7:
227 return s->bcr2;
c2432a42
AJ		 228 case SH7750_BCR3_A7:
229 if(!has_bcr3_and_bcr4(s))
230 error_access("word read", addr);
231 return s->bcr3;
ed8e0a4d
TS		 232 case SH7750_FRQCR_A7:
233 return 0;
c2432a42
AJ		 234 case SH7750_PCR_A7:
235 return s->pcr;
27c7ca7e
FB		 236 case SH7750_RFCR_A7:
237 fprintf(stderr,
238 "Read access to refresh count register, incrementing\n");
239 return s->rfcr++;
27c7ca7e
FB		 240 case SH7750_PDTRA_A7:
241 return porta_lines(s);
242 case SH7750_PDTRB_A7:
243 return portb_lines(s);
c2432a42
AJ		 244 case SH7750_RTCOR_A7:
245 case SH7750_RTCNT_A7:
246 case SH7750_RTCSR_A7:
247 ignore_access("word read", addr);
248 return 0;
27c7ca7e
FB		 249 default:
250 error_access("word read", addr);
43dc2a64 251 abort();
27c7ca7e
FB		 252 }
253}
254
a8170e5e 255static uint32_t sh7750_mem_readl(void *opaque, hwaddr addr)
27c7ca7e
FB		 256{
257 SH7750State *s = opaque;
b350ab75 258 SuperHCPUClass *scc;
27c7ca7e
FB		 259
260 switch (addr) {
c2f01775
AZ		 261 case SH7750_BCR1_A7:
262 return s->bcr1;
263 case SH7750_BCR4_A7:
c2432a42
AJ		 264 if(!has_bcr3_and_bcr4(s))
265 error_access("long read", addr);
266 return s->bcr4;
c2f01775
AZ		 267 case SH7750_WCR1_A7:
268 case SH7750_WCR2_A7:
269 case SH7750_WCR3_A7:
270 case SH7750_MCR_A7:
271 ignore_access("long read", addr);
272 return 0;
27c7ca7e 273 case SH7750_MMUCR_A7:
2f493fee 274 return s->cpu->env.mmucr;
27c7ca7e 275 case SH7750_PTEH_A7:
2f493fee 276 return s->cpu->env.pteh;
27c7ca7e 277 case SH7750_PTEL_A7:
2f493fee 278 return s->cpu->env.ptel;
27c7ca7e 279 case SH7750_TTB_A7:
2f493fee 280 return s->cpu->env.ttb;
27c7ca7e 281 case SH7750_TEA_A7:
2f493fee 282 return s->cpu->env.tea;
27c7ca7e 283 case SH7750_TRA_A7:
2f493fee 284 return s->cpu->env.tra;
27c7ca7e 285 case SH7750_EXPEVT_A7:
2f493fee 286 return s->cpu->env.expevt;
27c7ca7e 287 case SH7750_INTEVT_A7:
2f493fee 288 return s->cpu->env.intevt;
27c7ca7e
FB		 289 case SH7750_CCR_A7:
290 return s->ccr;
0fd3ca30 291 case 0x1f000030: /* Processor version */
b350ab75
AF		 292 scc = SUPERH_CPU_GET_CLASS(s->cpu);
293 return scc->pvr;
0fd3ca30 294 case 0x1f000040: /* Cache version */
b350ab75
AF		 295 scc = SUPERH_CPU_GET_CLASS(s->cpu);
296 return scc->cvr;
0fd3ca30 297 case 0x1f000044: /* Processor revision */
b350ab75
AF		 298 scc = SUPERH_CPU_GET_CLASS(s->cpu);
299 return scc->prr;
27c7ca7e
FB		 300 default:
301 error_access("long read", addr);
43dc2a64 302 abort();
27c7ca7e
FB		 303 }
304}
305
c2432a42
AJ		 306#define is_in_sdrmx(a, x) (a >= SH7750_SDMR ## x ## _A7 \
307 && a <= (SH7750_SDMR ## x ## _A7 + SH7750_SDMR ## x ## _REGNB))
a8170e5e 308static void sh7750_mem_writeb(void *opaque, hwaddr addr,
27c7ca7e
FB		 309 uint32_t mem_value)
310{
c2432a42
AJ		 311
312 if (is_in_sdrmx(addr, 2) || is_in_sdrmx(addr, 3)) {
27c7ca7e
FB		 313 ignore_access("byte write", addr);
314 return;
27c7ca7e 315 }
c2432a42
AJ		 316
317 error_access("byte write", addr);
43dc2a64 318 abort();
27c7ca7e
FB		 319}
320
a8170e5e 321static void sh7750_mem_writew(void *opaque, hwaddr addr,
27c7ca7e
FB		 322 uint32_t mem_value)
323{
324 SH7750State *s = opaque;
325 uint16_t temp;
326
327 switch (addr) {
328 /* SDRAM controller */
27c7ca7e 329 case SH7750_BCR2_A7:
c2f01775
AZ		 330 s->bcr2 = mem_value;
331 return;
27c7ca7e 332 case SH7750_BCR3_A7:
c2432a42
AJ		 333 if(!has_bcr3_and_bcr4(s))
334 error_access("word write", addr);
335 s->bcr3 = mem_value;
336 return;
337 case SH7750_PCR_A7:
338 s->pcr = mem_value;
339 return;
27c7ca7e 340 case SH7750_RTCNT_A7:
c2432a42 341 case SH7750_RTCOR_A7:
27c7ca7e
FB		 342 case SH7750_RTCSR_A7:
343 ignore_access("word write", addr);
344 return;
345 /* IO ports */
346 case SH7750_PDTRA_A7:
347 temp = porta_lines(s);
348 s->pdtra = mem_value;
349 porta_changed(s, temp);
350 return;
351 case SH7750_PDTRB_A7:
352 temp = portb_lines(s);
353 s->pdtrb = mem_value;
354 portb_changed(s, temp);
355 return;
356 case SH7750_RFCR_A7:
357 fprintf(stderr, "Write access to refresh count register\n");
358 s->rfcr = mem_value;
359 return;
27c7ca7e
FB		 360 case SH7750_GPIOIC_A7:
361 s->gpioic = mem_value;
362 if (mem_value != 0) {
363 fprintf(stderr, "I/O interrupts not implemented\n");
43dc2a64 364 abort();
27c7ca7e
FB		 365 }
366 return;
367 default:
368 error_access("word write", addr);
43dc2a64 369 abort();
27c7ca7e
FB		 370 }
371}
372
a8170e5e 373static void sh7750_mem_writel(void *opaque, hwaddr addr,
27c7ca7e
FB		 374 uint32_t mem_value)
375{
376 SH7750State *s = opaque;
377 uint16_t temp;
378
379 switch (addr) {
380 /* SDRAM controller */
381 case SH7750_BCR1_A7:
c2f01775
AZ		 382 s->bcr1 = mem_value;
383 return;
27c7ca7e 384 case SH7750_BCR4_A7:
c2432a42
AJ		 385 if(!has_bcr3_and_bcr4(s))
386 error_access("long write", addr);
387 s->bcr4 = mem_value;
388 return;
27c7ca7e
FB		 389 case SH7750_WCR1_A7:
390 case SH7750_WCR2_A7:
391 case SH7750_WCR3_A7:
392 case SH7750_MCR_A7:
393 ignore_access("long write", addr);
394 return;
395 /* IO ports */
396 case SH7750_PCTRA_A7:
397 temp = porta_lines(s);
398 s->pctra = mem_value;
399 s->portdira = portdir(mem_value);
400 s->portpullupa = portpullup(mem_value);
401 porta_changed(s, temp);
402 return;
403 case SH7750_PCTRB_A7:
404 temp = portb_lines(s);
405 s->pctrb = mem_value;
406 s->portdirb = portdir(mem_value);
407 s->portpullupb = portpullup(mem_value);
408 portb_changed(s, temp);
409 return;
27c7ca7e 410 case SH7750_MMUCR_A7:
e0bcb9ca 411 if (mem_value & MMUCR_TI) {
2f493fee 412 cpu_sh4_invalidate_tlb(&s->cpu->env);
e0bcb9ca 413 }
2f493fee 414 s->cpu->env.mmucr = mem_value & ~MMUCR_TI;
e0bcb9ca 415 return;
27c7ca7e 416 case SH7750_PTEH_A7:
06afe2c8 417 /* If asid changes, clear all registered tlb entries. */
2f493fee
AF		 418 if ((s->cpu->env.pteh & 0xff) != (mem_value & 0xff)) {
419 tlb_flush(&s->cpu->env, 1);
420 }
421 s->cpu->env.pteh = mem_value;
422 return;
27c7ca7e 423 case SH7750_PTEL_A7:
2f493fee
AF		 424 s->cpu->env.ptel = mem_value;
425 return;
ea2b542a 426 case SH7750_PTEA_A7:
2f493fee
AF		 427 s->cpu->env.ptea = mem_value & 0x0000000f;
428 return;
27c7ca7e 429 case SH7750_TTB_A7:
2f493fee
AF		 430 s->cpu->env.ttb = mem_value;
431 return;
27c7ca7e 432 case SH7750_TEA_A7:
2f493fee
AF		 433 s->cpu->env.tea = mem_value;
434 return;
27c7ca7e 435 case SH7750_TRA_A7:
2f493fee
AF		 436 s->cpu->env.tra = mem_value & 0x000007ff;
437 return;
27c7ca7e 438 case SH7750_EXPEVT_A7:
2f493fee
AF		 439 s->cpu->env.expevt = mem_value & 0x000007ff;
440 return;
27c7ca7e 441 case SH7750_INTEVT_A7:
2f493fee
AF		 442 s->cpu->env.intevt = mem_value & 0x000007ff;
443 return;
27c7ca7e
FB		 444 case SH7750_CCR_A7:
445 s->ccr = mem_value;
446 return;
447 default:
448 error_access("long write", addr);
43dc2a64 449 abort();
27c7ca7e
FB		 450 }
451}
452
382863e2
BC		 453static const MemoryRegionOps sh7750_mem_ops = {
454 .old_mmio = {
455 .read = {sh7750_mem_readb,
456 sh7750_mem_readw,
457 sh7750_mem_readl },
458 .write = {sh7750_mem_writeb,
459 sh7750_mem_writew,
460 sh7750_mem_writel },
461 },
462 .endianness = DEVICE_NATIVE_ENDIAN,
27c7ca7e
FB		 463};
464
80f515e6
AZ		 465/* sh775x interrupt controller tables for sh_intc.c
466 * stolen from linux/arch/sh/kernel/cpu/sh4/setup-sh7750.c
467 */
468
469enum {
470 UNUSED = 0,
471
472 /* interrupt sources */
c6d86a33
AZ		 473 IRL_0, IRL_1, IRL_2, IRL_3, IRL_4, IRL_5, IRL_6, IRL_7,
474 IRL_8, IRL_9, IRL_A, IRL_B, IRL_C, IRL_D, IRL_E,
475 IRL0, IRL1, IRL2, IRL3,
80f515e6
AZ		 476 HUDI, GPIOI,
477 DMAC_DMTE0, DMAC_DMTE1, DMAC_DMTE2, DMAC_DMTE3,
478 DMAC_DMTE4, DMAC_DMTE5, DMAC_DMTE6, DMAC_DMTE7,
479 DMAC_DMAE,
480 PCIC0_PCISERR, PCIC1_PCIERR, PCIC1_PCIPWDWN, PCIC1_PCIPWON,
481 PCIC1_PCIDMA0, PCIC1_PCIDMA1, PCIC1_PCIDMA2, PCIC1_PCIDMA3,
482 TMU3, TMU4, TMU0, TMU1, TMU2_TUNI, TMU2_TICPI,
483 RTC_ATI, RTC_PRI, RTC_CUI,
484 SCI1_ERI, SCI1_RXI, SCI1_TXI, SCI1_TEI,
485 SCIF_ERI, SCIF_RXI, SCIF_BRI, SCIF_TXI,
486 WDT,
487 REF_RCMI, REF_ROVI,
488
489 /* interrupt groups */
490 DMAC, PCIC1, TMU2, RTC, SCI1, SCIF, REF,
c6d86a33
AZ		 491 /* irl bundle */
492 IRL,
80f515e6
AZ		 493
494 NR_SOURCES,
495};
496
497static struct intc_vect vectors[] = {
498 INTC_VECT(HUDI, 0x600), INTC_VECT(GPIOI, 0x620),
499 INTC_VECT(TMU0, 0x400), INTC_VECT(TMU1, 0x420),
500 INTC_VECT(TMU2_TUNI, 0x440), INTC_VECT(TMU2_TICPI, 0x460),
501 INTC_VECT(RTC_ATI, 0x480), INTC_VECT(RTC_PRI, 0x4a0),
502 INTC_VECT(RTC_CUI, 0x4c0),
503 INTC_VECT(SCI1_ERI, 0x4e0), INTC_VECT(SCI1_RXI, 0x500),
504 INTC_VECT(SCI1_TXI, 0x520), INTC_VECT(SCI1_TEI, 0x540),
505 INTC_VECT(SCIF_ERI, 0x700), INTC_VECT(SCIF_RXI, 0x720),
506 INTC_VECT(SCIF_BRI, 0x740), INTC_VECT(SCIF_TXI, 0x760),
507 INTC_VECT(WDT, 0x560),
508 INTC_VECT(REF_RCMI, 0x580), INTC_VECT(REF_ROVI, 0x5a0),
509};
510
511static struct intc_group groups[] = {
512 INTC_GROUP(TMU2, TMU2_TUNI, TMU2_TICPI),
513 INTC_GROUP(RTC, RTC_ATI, RTC_PRI, RTC_CUI),
514 INTC_GROUP(SCI1, SCI1_ERI, SCI1_RXI, SCI1_TXI, SCI1_TEI),
515 INTC_GROUP(SCIF, SCIF_ERI, SCIF_RXI, SCIF_BRI, SCIF_TXI),
516 INTC_GROUP(REF, REF_RCMI, REF_ROVI),
517};
518
519static struct intc_prio_reg prio_registers[] = {
520 { 0xffd00004, 0, 16, 4, /* IPRA */ { TMU0, TMU1, TMU2, RTC } },
521 { 0xffd00008, 0, 16, 4, /* IPRB */ { WDT, REF, SCI1, 0 } },
522 { 0xffd0000c, 0, 16, 4, /* IPRC */ { GPIOI, DMAC, SCIF, HUDI } },
523 { 0xffd00010, 0, 16, 4, /* IPRD */ { IRL0, IRL1, IRL2, IRL3 } },
524 { 0xfe080000, 0, 32, 4, /* INTPRI00 */ { 0, 0, 0, 0,
525 TMU4, TMU3,
526 PCIC1, PCIC0_PCISERR } },
527};
528
529/* SH7750, SH7750S, SH7751 and SH7091 all have 4-channel DMA controllers */
530
531static struct intc_vect vectors_dma4[] = {
532 INTC_VECT(DMAC_DMTE0, 0x640), INTC_VECT(DMAC_DMTE1, 0x660),
533 INTC_VECT(DMAC_DMTE2, 0x680), INTC_VECT(DMAC_DMTE3, 0x6a0),
534 INTC_VECT(DMAC_DMAE, 0x6c0),
535};
536
537static struct intc_group groups_dma4[] = {
538 INTC_GROUP(DMAC, DMAC_DMTE0, DMAC_DMTE1, DMAC_DMTE2,
539 DMAC_DMTE3, DMAC_DMAE),
540};
541
542/* SH7750R and SH7751R both have 8-channel DMA controllers */
543
544static struct intc_vect vectors_dma8[] = {
545 INTC_VECT(DMAC_DMTE0, 0x640), INTC_VECT(DMAC_DMTE1, 0x660),
546 INTC_VECT(DMAC_DMTE2, 0x680), INTC_VECT(DMAC_DMTE3, 0x6a0),
547 INTC_VECT(DMAC_DMTE4, 0x780), INTC_VECT(DMAC_DMTE5, 0x7a0),
548 INTC_VECT(DMAC_DMTE6, 0x7c0), INTC_VECT(DMAC_DMTE7, 0x7e0),
549 INTC_VECT(DMAC_DMAE, 0x6c0),
550};
551
552static struct intc_group groups_dma8[] = {
553 INTC_GROUP(DMAC, DMAC_DMTE0, DMAC_DMTE1, DMAC_DMTE2,
554 DMAC_DMTE3, DMAC_DMTE4, DMAC_DMTE5,
555 DMAC_DMTE6, DMAC_DMTE7, DMAC_DMAE),
556};
557
558/* SH7750R, SH7751 and SH7751R all have two extra timer channels */
559
560static struct intc_vect vectors_tmu34[] = {
561 INTC_VECT(TMU3, 0xb00), INTC_VECT(TMU4, 0xb80),
562};
563
564static struct intc_mask_reg mask_registers[] = {
565 { 0xfe080040, 0xfe080060, 32, /* INTMSK00 / INTMSKCLR00 */
566 { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
567 0, 0, 0, 0, 0, 0, TMU4, TMU3,
568 PCIC1_PCIERR, PCIC1_PCIPWDWN, PCIC1_PCIPWON,
569 PCIC1_PCIDMA0, PCIC1_PCIDMA1, PCIC1_PCIDMA2,
570 PCIC1_PCIDMA3, PCIC0_PCISERR } },
571};
572
573/* SH7750S, SH7750R, SH7751 and SH7751R all have IRLM priority registers */
574
575static struct intc_vect vectors_irlm[] = {
576 INTC_VECT(IRL0, 0x240), INTC_VECT(IRL1, 0x2a0),
577 INTC_VECT(IRL2, 0x300), INTC_VECT(IRL3, 0x360),
578};
579
580/* SH7751 and SH7751R both have PCI */
581
582static struct intc_vect vectors_pci[] = {
583 INTC_VECT(PCIC0_PCISERR, 0xa00), INTC_VECT(PCIC1_PCIERR, 0xae0),
584 INTC_VECT(PCIC1_PCIPWDWN, 0xac0), INTC_VECT(PCIC1_PCIPWON, 0xaa0),
585 INTC_VECT(PCIC1_PCIDMA0, 0xa80), INTC_VECT(PCIC1_PCIDMA1, 0xa60),
586 INTC_VECT(PCIC1_PCIDMA2, 0xa40), INTC_VECT(PCIC1_PCIDMA3, 0xa20),
587};
588
589static struct intc_group groups_pci[] = {
590 INTC_GROUP(PCIC1, PCIC1_PCIERR, PCIC1_PCIPWDWN, PCIC1_PCIPWON,
591 PCIC1_PCIDMA0, PCIC1_PCIDMA1, PCIC1_PCIDMA2, PCIC1_PCIDMA3),
592};
593
c6d86a33
AZ		 594static struct intc_vect vectors_irl[] = {
595 INTC_VECT(IRL_0, 0x200),
596 INTC_VECT(IRL_1, 0x220),
597 INTC_VECT(IRL_2, 0x240),
598 INTC_VECT(IRL_3, 0x260),
599 INTC_VECT(IRL_4, 0x280),
600 INTC_VECT(IRL_5, 0x2a0),
601 INTC_VECT(IRL_6, 0x2c0),
602 INTC_VECT(IRL_7, 0x2e0),
603 INTC_VECT(IRL_8, 0x300),
604 INTC_VECT(IRL_9, 0x320),
605 INTC_VECT(IRL_A, 0x340),
606 INTC_VECT(IRL_B, 0x360),
607 INTC_VECT(IRL_C, 0x380),
608 INTC_VECT(IRL_D, 0x3a0),
609 INTC_VECT(IRL_E, 0x3c0),
610};
611
612static struct intc_group groups_irl[] = {
613 INTC_GROUP(IRL, IRL_0, IRL_1, IRL_2, IRL_3, IRL_4, IRL_5, IRL_6,
614 IRL_7, IRL_8, IRL_9, IRL_A, IRL_B, IRL_C, IRL_D, IRL_E),
615};
616
29e179bc
AJ		 617/**********************************************************************
618 Memory mapped cache and TLB
619**********************************************************************/
620
621#define MM_REGION_MASK 0x07000000
622#define MM_ICACHE_ADDR (0)
623#define MM_ICACHE_DATA (1)
624#define MM_ITLB_ADDR (2)
625#define MM_ITLB_DATA (3)
626#define MM_OCACHE_ADDR (4)
627#define MM_OCACHE_DATA (5)
628#define MM_UTLB_ADDR (6)
629#define MM_UTLB_DATA (7)
630#define MM_REGION_TYPE(addr) ((addr & MM_REGION_MASK) >> 24)
631
a8170e5e 632static uint64_t invalid_read(void *opaque, hwaddr addr)
29e179bc 633{
43dc2a64 634 abort();
29e179bc
AJ		 635
636 return 0;
637}
638
a8170e5e 639static uint64_t sh7750_mmct_read(void *opaque, hwaddr addr,
1a4004c7 640 unsigned size)
29e179bc 641{
bc656a29 642 SH7750State *s = opaque;
29e179bc
AJ		 643 uint32_t ret = 0;
644
1a4004c7
BC		 645 if (size != 4) {
646 return invalid_read(opaque, addr);
647 }
648
29e179bc
AJ		 649 switch (MM_REGION_TYPE(addr)) {
650 case MM_ICACHE_ADDR:
651 case MM_ICACHE_DATA:
652 /* do nothing */
653 break;
654 case MM_ITLB_ADDR:
2f493fee 655 ret = cpu_sh4_read_mmaped_itlb_addr(&s->cpu->env, addr);
bc656a29 656 break;
29e179bc 657 case MM_ITLB_DATA:
2f493fee 658 ret = cpu_sh4_read_mmaped_itlb_data(&s->cpu->env, addr);
bc656a29 659 break;
29e179bc
AJ		 660 case MM_OCACHE_ADDR:
661 case MM_OCACHE_DATA:
662 /* do nothing */
663 break;
664 case MM_UTLB_ADDR:
2f493fee 665 ret = cpu_sh4_read_mmaped_utlb_addr(&s->cpu->env, addr);
bc656a29 666 break;
29e179bc 667 case MM_UTLB_DATA:
2f493fee 668 ret = cpu_sh4_read_mmaped_utlb_data(&s->cpu->env, addr);
bc656a29 669 break;
29e179bc 670 default:
43dc2a64 671 abort();
29e179bc
AJ		 672 }
673
674 return ret;
675}
676
a8170e5e 677static void invalid_write(void *opaque, hwaddr addr,
1a4004c7 678 uint64_t mem_value)
29e179bc 679{
43dc2a64 680 abort();
29e179bc
AJ		 681}
682
a8170e5e 683static void sh7750_mmct_write(void *opaque, hwaddr addr,
1a4004c7 684 uint64_t mem_value, unsigned size)
29e179bc
AJ		 685{
686 SH7750State *s = opaque;
687
1a4004c7
BC		 688 if (size != 4) {
689 invalid_write(opaque, addr, mem_value);
690 }
691
29e179bc
AJ		 692 switch (MM_REGION_TYPE(addr)) {
693 case MM_ICACHE_ADDR:
694 case MM_ICACHE_DATA:
695 /* do nothing */
696 break;
697 case MM_ITLB_ADDR:
2f493fee 698 cpu_sh4_write_mmaped_itlb_addr(&s->cpu->env, addr, mem_value);
c0f809c4 699 break;
29e179bc 700 case MM_ITLB_DATA:
2f493fee 701 cpu_sh4_write_mmaped_itlb_data(&s->cpu->env, addr, mem_value);
43dc2a64 702 abort();
29e179bc
AJ		 703 break;
704 case MM_OCACHE_ADDR:
705 case MM_OCACHE_DATA:
706 /* do nothing */
707 break;
708 case MM_UTLB_ADDR:
2f493fee 709 cpu_sh4_write_mmaped_utlb_addr(&s->cpu->env, addr, mem_value);
29e179bc
AJ		 710 break;
711 case MM_UTLB_DATA:
2f493fee 712 cpu_sh4_write_mmaped_utlb_data(&s->cpu->env, addr, mem_value);
29e179bc
AJ		 713 break;
714 default:
43dc2a64 715 abort();
29e179bc
AJ		 716 break;
717 }
718}
719
12f30833 720static const MemoryRegionOps sh7750_mmct_ops = {
1a4004c7
BC		 721 .read = sh7750_mmct_read,
722 .write = sh7750_mmct_write,
723 .endianness = DEVICE_NATIVE_ENDIAN,
29e179bc
AJ		 724};
725
2f493fee 726SH7750State *sh7750_init(SuperHCPU *cpu, MemoryRegion *sysmem)
27c7ca7e
FB		 727{
728 SH7750State *s;
27c7ca7e 729
7267c094 730 s = g_malloc0(sizeof(SH7750State));
27c7ca7e
FB		 731 s->cpu = cpu;
732 s->periph_freq = 60000000; /* 60MHz */
2c9b15ca 733 memory_region_init_io(&s->iomem, NULL, &sh7750_mem_ops, s,
382863e2
BC		 734 "memory", 0x1fc01000);
735
2c9b15ca 736 memory_region_init_alias(&s->iomem_1f0, NULL, "memory-1f0",
382863e2
BC		 737 &s->iomem, 0x1f000000, 0x1000);
738 memory_region_add_subregion(sysmem, 0x1f000000, &s->iomem_1f0);
739
2c9b15ca 740 memory_region_init_alias(&s->iomem_ff0, NULL, "memory-ff0",
382863e2
BC		 741 &s->iomem, 0x1f000000, 0x1000);
742 memory_region_add_subregion(sysmem, 0xff000000, &s->iomem_ff0);
743
2c9b15ca 744 memory_region_init_alias(&s->iomem_1f8, NULL, "memory-1f8",
382863e2
BC		 745 &s->iomem, 0x1f800000, 0x1000);
746 memory_region_add_subregion(sysmem, 0x1f800000, &s->iomem_1f8);
747
2c9b15ca 748 memory_region_init_alias(&s->iomem_ff8, NULL, "memory-ff8",
382863e2
BC		 749 &s->iomem, 0x1f800000, 0x1000);
750 memory_region_add_subregion(sysmem, 0xff800000, &s->iomem_ff8);
751
2c9b15ca 752 memory_region_init_alias(&s->iomem_1fc, NULL, "memory-1fc",
382863e2
BC		 753 &s->iomem, 0x1fc00000, 0x1000);
754 memory_region_add_subregion(sysmem, 0x1fc00000, &s->iomem_1fc);
755
2c9b15ca 756 memory_region_init_alias(&s->iomem_ffc, NULL, "memory-ffc",
382863e2
BC		 757 &s->iomem, 0x1fc00000, 0x1000);
758 memory_region_add_subregion(sysmem, 0xffc00000, &s->iomem_ffc);
2f062c72 759
2c9b15ca 760 memory_region_init_io(&s->mmct_iomem, NULL, &sh7750_mmct_ops, s,
1a4004c7
BC		 761 "cache-and-tlb", 0x08000000);
762 memory_region_add_subregion(sysmem, 0xf0000000, &s->mmct_iomem);
29e179bc 763
b279e5ef 764 sh_intc_init(sysmem, &s->intc, NR_SOURCES,
80f515e6
AZ		 765 _INTC_ARRAY(mask_registers),
766 _INTC_ARRAY(prio_registers));
767
0fd3ca30 768 sh_intc_register_sources(&s->intc,
80f515e6
AZ		 769 _INTC_ARRAY(vectors),
770 _INTC_ARRAY(groups));
771
2f493fee 772 cpu->env.intc_handle = &s->intc;
e96e2044 773
9a9d0b81
BC		 774 sh_serial_init(sysmem, 0x1fe00000,
775 0, s->periph_freq, serial_hds[0],
776 s->intc.irqs[SCI1_ERI],
777 s->intc.irqs[SCI1_RXI],
778 s->intc.irqs[SCI1_TXI],
779 s->intc.irqs[SCI1_TEI],
780 NULL);
781 sh_serial_init(sysmem, 0x1fe80000,
782 SH_SERIAL_FEAT_SCIF,
783 s->periph_freq, serial_hds[1],
784 s->intc.irqs[SCIF_ERI],
785 s->intc.irqs[SCIF_RXI],
786 s->intc.irqs[SCIF_TXI],
787 NULL,
788 s->intc.irqs[SCIF_BRI]);
cd1a3f68 789
89e29451 790 tmu012_init(sysmem, 0x1fd80000,
cd1a3f68 791 TMU012_FEAT_TOCR | TMU012_FEAT_3CHAN | TMU012_FEAT_EXTCLK,
703243a0 792 s->periph_freq,
96e2fc41
AJ		 793 s->intc.irqs[TMU0],
794 s->intc.irqs[TMU1],
795 s->intc.irqs[TMU2_TUNI],
796 s->intc.irqs[TMU2_TICPI]);
80f515e6 797
2f493fee 798 if (cpu->env.id & (SH_CPU_SH7750 | SH_CPU_SH7750S | SH_CPU_SH7751)) {
0fd3ca30 799 sh_intc_register_sources(&s->intc,
80f515e6
AZ		 800 _INTC_ARRAY(vectors_dma4),
801 _INTC_ARRAY(groups_dma4));
802 }
803
2f493fee 804 if (cpu->env.id & (SH_CPU_SH7750R | SH_CPU_SH7751R)) {
0fd3ca30 805 sh_intc_register_sources(&s->intc,
80f515e6
AZ		 806 _INTC_ARRAY(vectors_dma8),
807 _INTC_ARRAY(groups_dma8));
808 }
809
2f493fee 810 if (cpu->env.id & (SH_CPU_SH7750R | SH_CPU_SH7751 | SH_CPU_SH7751R)) {
0fd3ca30 811 sh_intc_register_sources(&s->intc,
80f515e6 812 _INTC_ARRAY(vectors_tmu34),
f26ae302 813 NULL, 0);
89e29451 814 tmu012_init(sysmem, 0x1e100000, 0, s->periph_freq,
96e2fc41
AJ		 815 s->intc.irqs[TMU3],
816 s->intc.irqs[TMU4],
703243a0 817 NULL, NULL);
80f515e6
AZ		 818 }
819
2f493fee 820 if (cpu->env.id & (SH_CPU_SH7751_ALL)) {
0fd3ca30 821 sh_intc_register_sources(&s->intc,
80f515e6
AZ		 822 _INTC_ARRAY(vectors_pci),
823 _INTC_ARRAY(groups_pci));
824 }
825
2f493fee 826 if (cpu->env.id & (SH_CPU_SH7750S | SH_CPU_SH7750R | SH_CPU_SH7751_ALL)) {
0fd3ca30 827 sh_intc_register_sources(&s->intc,
80f515e6 828 _INTC_ARRAY(vectors_irlm),
f26ae302 829 NULL, 0);
80f515e6
AZ		 830 }
831
c6d86a33
AZ		 832 sh_intc_register_sources(&s->intc,
833 _INTC_ARRAY(vectors_irl),
834 _INTC_ARRAY(groups_irl));
27c7ca7e
FB		 835 return s;
836}
c6d86a33
AZ		 837
838qemu_irq sh7750_irl(SH7750State *s)
839{
840 sh_intc_toggle_source(sh_intc_source(&s->intc, IRL), 1, 0); /* enable */
841 return qemu_allocate_irqs(sh_intc_set_irl, sh_intc_source(&s->intc, IRL),
842 1)[0];
843}
QEMU mirror