]> git.proxmox.com Git - mirror_qemu.git/blame - hw/timer/trace-events
hw: Move PL031 device from hw/timer/ to hw/rtc/ subdirectory
[mirror_qemu.git] / hw / timer / trace-events
CommitLineData
87e0331c 1# See docs/devel/tracing.txt for syntax documentation.
c3e203f3 2
500016e5 3# slavio_timer.c
8908eb1a
VSO
4slavio_timer_get_out(uint64_t limit, uint32_t counthigh, uint32_t count) "limit 0x%"PRIx64" count 0x%x0x%08x"
5slavio_timer_irq(uint32_t counthigh, uint32_t count) "callback: count 0x%x0x%08x"
6slavio_timer_mem_readl_invalid(uint64_t addr) "invalid read address 0x%"PRIx64
7slavio_timer_mem_readl(uint64_t addr, uint32_t ret) "read 0x%"PRIx64" = 0x%08x"
8slavio_timer_mem_writel(uint64_t addr, uint32_t val) "write 0x%"PRIx64" = 0x%08x"
9slavio_timer_mem_writel_limit(unsigned int timer_index, uint64_t count) "processor %d user timer set to 0x%016"PRIx64
c3e203f3
DB
10slavio_timer_mem_writel_counter_invalid(void) "not user timer"
11slavio_timer_mem_writel_status_start(unsigned int timer_index) "processor %d user timer started"
12slavio_timer_mem_writel_status_stop(unsigned int timer_index) "processor %d user timer stopped"
13slavio_timer_mem_writel_mode_user(unsigned int timer_index) "processor %d changed from counter to user timer"
14slavio_timer_mem_writel_mode_counter(unsigned int timer_index) "processor %d changed from user timer to counter"
15slavio_timer_mem_writel_mode_invalid(void) "not system timer"
8908eb1a 16slavio_timer_mem_writel_invalid(uint64_t addr) "invalid write address 0x%"PRIx64
c3e203f3 17
500016e5 18# grlib_gptimer.c
c3e203f3
DB
19grlib_gptimer_enable(int id, uint32_t count) "timer:%d set count 0x%x and run"
20grlib_gptimer_disabled(int id, uint32_t config) "timer:%d Timer disable config 0x%x"
21grlib_gptimer_restart(int id, uint32_t reload) "timer:%d reload val: 0x%x"
22grlib_gptimer_set_scaler(uint32_t scaler, uint32_t freq) "scaler:0x%x freq: 0x%x"
23grlib_gptimer_hit(int id) "timer:%d HIT"
24grlib_gptimer_readl(int id, uint64_t addr, uint32_t val) "timer:%d addr 0x%"PRIx64" 0x%x"
25grlib_gptimer_writel(int id, uint64_t addr, uint32_t val) "timer:%d addr 0x%"PRIx64" 0x%x"
26
500016e5 27# lm32_timer.c
c3e203f3
DB
28lm32_timer_memory_write(uint32_t addr, uint32_t value) "addr 0x%08x value 0x%08x"
29lm32_timer_memory_read(uint32_t addr, uint32_t value) "addr 0x%08x value 0x%08x"
30lm32_timer_hit(void) "timer hit"
31lm32_timer_irq_state(int level) "irq state %d"
32
500016e5 33# milkymist-sysctl.c
8908eb1a
VSO
34milkymist_sysctl_memory_read(uint32_t addr, uint32_t value) "addr 0x%08x value 0x%08x"
35milkymist_sysctl_memory_write(uint32_t addr, uint32_t value) "addr 0x%08x value 0x%08x"
36milkymist_sysctl_icap_write(uint32_t value) "value 0x%08x"
c3e203f3
DB
37milkymist_sysctl_start_timer0(void) "Start timer0"
38milkymist_sysctl_stop_timer0(void) "Stop timer0"
39milkymist_sysctl_start_timer1(void) "Start timer1"
40milkymist_sysctl_stop_timer1(void) "Stop timer1"
41milkymist_sysctl_pulse_irq_timer0(void) "Pulse IRQ Timer0"
42milkymist_sysctl_pulse_irq_timer1(void) "Pulse IRQ Timer1"
43
500016e5 44# aspeed_timer.c
c3e203f3
DB
45aspeed_timer_ctrl_enable(uint8_t i, bool enable) "Timer %" PRIu8 ": %d"
46aspeed_timer_ctrl_external_clock(uint8_t i, bool enable) "Timer %" PRIu8 ": %d"
47aspeed_timer_ctrl_overflow_interrupt(uint8_t i, bool enable) "Timer %" PRIu8 ": %d"
48aspeed_timer_ctrl_pulse_enable(uint8_t i, bool enable) "Timer %" PRIu8 ": %d"
49aspeed_timer_set_ctrl2(uint32_t value) "Value: 0x%" PRIx32
50aspeed_timer_set_value(int timer, int reg, uint32_t value) "Timer %d register %d: 0x%" PRIx32
51aspeed_timer_read(uint64_t offset, unsigned size, uint64_t value) "From 0x%" PRIx64 ": of size %u: 0x%" PRIx64
ff68dacb 52
500016e5 53# armv7m_systick.c
ff68dacb
PM
54systick_reload(void) "systick reload"
55systick_timer_tick(void) "systick reload"
56systick_read(uint64_t addr, uint32_t value, unsigned size) "systick read addr 0x%" PRIx64 " data 0x%" PRIx32 " size %u"
57systick_write(uint64_t addr, uint32_t value, unsigned size) "systick write addr 0x%" PRIx64 " data 0x%" PRIx32 " size %u"
5dd85b4b 58
dec97760 59# cmsdk-apb-timer.c
5dd85b4b
PM
60cmsdk_apb_timer_read(uint64_t offset, uint64_t data, unsigned size) "CMSDK APB timer read: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u"
61cmsdk_apb_timer_write(uint64_t offset, uint64_t data, unsigned size) "CMSDK APB timer write: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u"
62cmsdk_apb_timer_reset(void) "CMSDK APB timer: reset"
246003ce 63
dec97760 64# cmsdk-apb-dualtimer.c
4f4c6206
PM
65cmsdk_apb_dualtimer_read(uint64_t offset, uint64_t data, unsigned size) "CMSDK APB dualtimer read: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u"
66cmsdk_apb_dualtimer_write(uint64_t offset, uint64_t data, unsigned size) "CMSDK APB dualtimer write: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u"
67cmsdk_apb_dualtimer_reset(void) "CMSDK APB dualtimer: reset"
68
979672cf
JS
69# hw/timer/aspeed-rtc.c
70aspeed_rtc_read(uint64_t addr, uint64_t value) "addr 0x%02" PRIx64 " value 0x%08" PRIx64
71aspeed_rtc_write(uint64_t addr, uint64_t value) "addr 0x%02" PRIx64 " value 0x%08" PRIx64
72
500016e5 73# sun4v-rtc.c
252bfbde
PMD
74sun4v_rtc_read(uint64_t addr, uint64_t value) "read: addr 0x%" PRIx64 " value 0x%" PRIx64
75sun4v_rtc_write(uint64_t addr, uint64_t value) "write: addr 0x%" PRIx64 " value 0x%" PRIx64
76
500016e5 77# xlnx-zynqmp-rtc.c
246003ce 78xlnx_zynqmp_rtc_gettime(int year, int month, int day, int hour, int min, int sec) "Get time from host: %d-%d-%d %2d:%02d:%02d"
c5a4829c 79
500016e5 80# nrf51_timer.c
c5a4829c
SG
81nrf51_timer_read(uint64_t addr, uint32_t value, unsigned size) "read addr 0x%" PRIx64 " data 0x%" PRIx32 " size %u"
82nrf51_timer_write(uint64_t addr, uint32_t value, unsigned size) "write addr 0x%" PRIx64 " data 0x%" PRIx32 " size %u"