]> git.proxmox.com Git - mirror_qemu.git/blame - hw/usb/hcd-xhci.c
projects / mirror_qemu.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge remote-tracking branch 'remotes/mcayland/tags/qemu-openbios-signed' into staging
[mirror_qemu.git] / hw / usb / hcd-xhci.c
CommitLineData
62c6ae04
HM		 1/*
2 * USB xHCI controller emulation
3 *
4 * Copyright (c) 2011 Securiforest
5 * Date: 2011-05-11 ; Author: Hector Martin <hector@marcansoft.com>
6 * Based on usb-ohci.c, emulates Renesas NEC USB 3.0
7 *
8 * This library is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU Lesser General Public
10 * License as published by the Free Software Foundation; either
11 * version 2 of the License, or (at your option) any later version.
12 *
13 * This library is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
16 * Lesser General Public License for more details.
17 *
18 * You should have received a copy of the GNU Lesser General Public
19 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
20 */
e532b2e0 21#include "qemu/osdep.h"
f1ae32a1 22#include "hw/hw.h"
1de7afc9 23#include "qemu/timer.h"
f1ae32a1 24#include "hw/usb.h"
a2cb15b0
MT		 25#include "hw/pci/pci.h"
26#include "hw/pci/msi.h"
27#include "hw/pci/msix.h"
2d754a10 28#include "trace.h"
1108b2f8 29#include "qapi/error.h"
62c6ae04
HM		 30
31//#define DEBUG_XHCI
32//#define DEBUG_DATA
33
34#ifdef DEBUG_XHCI
35#define DPRINTF(...) fprintf(stderr, __VA_ARGS__)
36#else
37#define DPRINTF(...) do {} while (0)
38#endif
024426ac
GH		 39#define FIXME(_msg) do { fprintf(stderr, "FIXME %s:%d %s\n", \
40 __func__, __LINE__, _msg); abort(); } while (0)
62c6ae04 41
d95e74ea
GH		 42#define MAXPORTS_2 15
43#define MAXPORTS_3 15
62c6ae04 44
0846e635 45#define MAXPORTS (MAXPORTS_2+MAXPORTS_3)
d95e74ea
GH		 46#define MAXSLOTS 64
47#define MAXINTRS 16
62c6ae04
HM		 48
49#define TD_QUEUE 24
62c6ae04
HM		 50
51/* Very pessimistic, let's hope it's enough for all cases */
52#define EV_QUEUE (((3*TD_QUEUE)+16)*MAXSLOTS)
53/* Do not deliver ER Full events. NEC's driver does some things not bound
54 * to the specs when it gets them */
55#define ER_FULL_HACK
56
57#define LEN_CAP 0x40
62c6ae04 58#define LEN_OPER (0x400 + 0x10 * MAXPORTS)
106b214c 59#define LEN_RUNTIME ((MAXINTRS + 1) * 0x20)
62c6ae04
HM		 60#define LEN_DOORBELL ((MAXSLOTS + 1) * 0x20)
61
106b214c
GH		 62#define OFF_OPER LEN_CAP
63#define OFF_RUNTIME 0x1000
64#define OFF_DOORBELL 0x2000
4c47f800
GH		 65#define OFF_MSIX_TABLE 0x3000
66#define OFF_MSIX_PBA 0x3800
62c6ae04 67/* must be power of 2 */
106b214c 68#define LEN_REGS 0x4000
62c6ae04 69
106b214c
GH		 70#if (OFF_OPER + LEN_OPER) > OFF_RUNTIME
71#error Increase OFF_RUNTIME
72#endif
73#if (OFF_RUNTIME + LEN_RUNTIME) > OFF_DOORBELL
74#error Increase OFF_DOORBELL
75#endif
62c6ae04
HM		 76#if (OFF_DOORBELL + LEN_DOORBELL) > LEN_REGS
77# error Increase LEN_REGS
78#endif
79
62c6ae04
HM		 80/* bit definitions */
81#define USBCMD_RS (1<<0)
82#define USBCMD_HCRST (1<<1)
83#define USBCMD_INTE (1<<2)
84#define USBCMD_HSEE (1<<3)
85#define USBCMD_LHCRST (1<<7)
86#define USBCMD_CSS (1<<8)
87#define USBCMD_CRS (1<<9)
88#define USBCMD_EWE (1<<10)
89#define USBCMD_EU3S (1<<11)
90
91#define USBSTS_HCH (1<<0)
92#define USBSTS_HSE (1<<2)
93#define USBSTS_EINT (1<<3)
94#define USBSTS_PCD (1<<4)
95#define USBSTS_SSS (1<<8)
96#define USBSTS_RSS (1<<9)
97#define USBSTS_SRE (1<<10)
98#define USBSTS_CNR (1<<11)
99#define USBSTS_HCE (1<<12)
100
101
102#define PORTSC_CCS (1<<0)
103#define PORTSC_PED (1<<1)
104#define PORTSC_OCA (1<<3)
105#define PORTSC_PR (1<<4)
106#define PORTSC_PLS_SHIFT 5
107#define PORTSC_PLS_MASK 0xf
108#define PORTSC_PP (1<<9)
109#define PORTSC_SPEED_SHIFT 10
110#define PORTSC_SPEED_MASK 0xf
111#define PORTSC_SPEED_FULL (1<<10)
112#define PORTSC_SPEED_LOW (2<<10)
113#define PORTSC_SPEED_HIGH (3<<10)
114#define PORTSC_SPEED_SUPER (4<<10)
115#define PORTSC_PIC_SHIFT 14
116#define PORTSC_PIC_MASK 0x3
117#define PORTSC_LWS (1<<16)
118#define PORTSC_CSC (1<<17)
119#define PORTSC_PEC (1<<18)
120#define PORTSC_WRC (1<<19)
121#define PORTSC_OCC (1<<20)
122#define PORTSC_PRC (1<<21)
123#define PORTSC_PLC (1<<22)
124#define PORTSC_CEC (1<<23)
125#define PORTSC_CAS (1<<24)
126#define PORTSC_WCE (1<<25)
127#define PORTSC_WDE (1<<26)
128#define PORTSC_WOE (1<<27)
129#define PORTSC_DR (1<<30)
130#define PORTSC_WPR (1<<31)
131
132#define CRCR_RCS (1<<0)
133#define CRCR_CS (1<<1)
134#define CRCR_CA (1<<2)
135#define CRCR_CRR (1<<3)
136
137#define IMAN_IP (1<<0)
138#define IMAN_IE (1<<1)
139
140#define ERDP_EHB (1<<3)
141
142#define TRB_SIZE 16
143typedef struct XHCITRB {
144 uint64_t parameter;
145 uint32_t status;
146 uint32_t control;
59a70ccd 147 dma_addr_t addr;
62c6ae04
HM		 148 bool ccs;
149} XHCITRB;
150
85e05d82
GH		 151enum {
152 PLS_U0 = 0,
153 PLS_U1 = 1,
154 PLS_U2 = 2,
155 PLS_U3 = 3,
156 PLS_DISABLED = 4,
157 PLS_RX_DETECT = 5,
158 PLS_INACTIVE = 6,
159 PLS_POLLING = 7,
160 PLS_RECOVERY = 8,
161 PLS_HOT_RESET = 9,
162 PLS_COMPILANCE_MODE = 10,
163 PLS_TEST_MODE = 11,
164 PLS_RESUME = 15,
165};
62c6ae04
HM		 166
167typedef enum TRBType {
168 TRB_RESERVED = 0,
169 TR_NORMAL,
170 TR_SETUP,
171 TR_DATA,
172 TR_STATUS,
173 TR_ISOCH,
174 TR_LINK,
175 TR_EVDATA,
176 TR_NOOP,
177 CR_ENABLE_SLOT,
178 CR_DISABLE_SLOT,
179 CR_ADDRESS_DEVICE,
180 CR_CONFIGURE_ENDPOINT,
181 CR_EVALUATE_CONTEXT,
182 CR_RESET_ENDPOINT,
183 CR_STOP_ENDPOINT,
184 CR_SET_TR_DEQUEUE,
185 CR_RESET_DEVICE,
186 CR_FORCE_EVENT,
187 CR_NEGOTIATE_BW,
188 CR_SET_LATENCY_TOLERANCE,
189 CR_GET_PORT_BANDWIDTH,
190 CR_FORCE_HEADER,
191 CR_NOOP,
192 ER_TRANSFER = 32,
193 ER_COMMAND_COMPLETE,
194 ER_PORT_STATUS_CHANGE,
195 ER_BANDWIDTH_REQUEST,
196 ER_DOORBELL,
197 ER_HOST_CONTROLLER,
198 ER_DEVICE_NOTIFICATION,
199 ER_MFINDEX_WRAP,
200 /* vendor specific bits */
201 CR_VENDOR_VIA_CHALLENGE_RESPONSE = 48,
202 CR_VENDOR_NEC_FIRMWARE_REVISION = 49,
203 CR_VENDOR_NEC_CHALLENGE_RESPONSE = 50,
204} TRBType;
205
206#define CR_LINK TR_LINK
207
208typedef enum TRBCCode {
209 CC_INVALID = 0,
210 CC_SUCCESS,
211 CC_DATA_BUFFER_ERROR,
212 CC_BABBLE_DETECTED,
213 CC_USB_TRANSACTION_ERROR,
214 CC_TRB_ERROR,
215 CC_STALL_ERROR,
216 CC_RESOURCE_ERROR,
217 CC_BANDWIDTH_ERROR,
218 CC_NO_SLOTS_ERROR,
219 CC_INVALID_STREAM_TYPE_ERROR,
220 CC_SLOT_NOT_ENABLED_ERROR,
221 CC_EP_NOT_ENABLED_ERROR,
222 CC_SHORT_PACKET,
223 CC_RING_UNDERRUN,
224 CC_RING_OVERRUN,
225 CC_VF_ER_FULL,
226 CC_PARAMETER_ERROR,
227 CC_BANDWIDTH_OVERRUN,
228 CC_CONTEXT_STATE_ERROR,
229 CC_NO_PING_RESPONSE_ERROR,
230 CC_EVENT_RING_FULL_ERROR,
231 CC_INCOMPATIBLE_DEVICE_ERROR,
232 CC_MISSED_SERVICE_ERROR,
233 CC_COMMAND_RING_STOPPED,
234 CC_COMMAND_ABORTED,
235 CC_STOPPED,
236 CC_STOPPED_LENGTH_INVALID,
237 CC_MAX_EXIT_LATENCY_TOO_LARGE_ERROR = 29,
238 CC_ISOCH_BUFFER_OVERRUN = 31,
239 CC_EVENT_LOST_ERROR,
240 CC_UNDEFINED_ERROR,
241 CC_INVALID_STREAM_ID_ERROR,
242 CC_SECONDARY_BANDWIDTH_ERROR,
243 CC_SPLIT_TRANSACTION_ERROR
244} TRBCCode;
245
246#define TRB_C (1<<0)
247#define TRB_TYPE_SHIFT 10
248#define TRB_TYPE_MASK 0x3f
249#define TRB_TYPE(t) (((t).control >> TRB_TYPE_SHIFT) & TRB_TYPE_MASK)
250
251#define TRB_EV_ED (1<<2)
252
253#define TRB_TR_ENT (1<<1)
254#define TRB_TR_ISP (1<<2)
255#define TRB_TR_NS (1<<3)
256#define TRB_TR_CH (1<<4)
257#define TRB_TR_IOC (1<<5)
258#define TRB_TR_IDT (1<<6)
259#define TRB_TR_TBC_SHIFT 7
260#define TRB_TR_TBC_MASK 0x3
261#define TRB_TR_BEI (1<<9)
262#define TRB_TR_TLBPC_SHIFT 16
263#define TRB_TR_TLBPC_MASK 0xf
264#define TRB_TR_FRAMEID_SHIFT 20
265#define TRB_TR_FRAMEID_MASK 0x7ff
266#define TRB_TR_SIA (1<<31)
267
268#define TRB_TR_DIR (1<<16)
269
270#define TRB_CR_SLOTID_SHIFT 24
271#define TRB_CR_SLOTID_MASK 0xff
272#define TRB_CR_EPID_SHIFT 16
273#define TRB_CR_EPID_MASK 0x1f
274
275#define TRB_CR_BSR (1<<9)
276#define TRB_CR_DC (1<<9)
277
278#define TRB_LK_TC (1<<1)
279
2d1de850
GH		 280#define TRB_INTR_SHIFT 22
281#define TRB_INTR_MASK 0x3ff
282#define TRB_INTR(t) (((t).status >> TRB_INTR_SHIFT) & TRB_INTR_MASK)
283
62c6ae04
HM		 284#define EP_TYPE_MASK 0x7
285#define EP_TYPE_SHIFT 3
286
287#define EP_STATE_MASK 0x7
288#define EP_DISABLED (0<<0)
289#define EP_RUNNING (1<<0)
290#define EP_HALTED (2<<0)
291#define EP_STOPPED (3<<0)
292#define EP_ERROR (4<<0)
293
294#define SLOT_STATE_MASK 0x1f
295#define SLOT_STATE_SHIFT 27
296#define SLOT_STATE(s) (((s)>>SLOT_STATE_SHIFT)&SLOT_STATE_MASK)
297#define SLOT_ENABLED 0
298#define SLOT_DEFAULT 1
299#define SLOT_ADDRESSED 2
300#define SLOT_CONFIGURED 3
301
302#define SLOT_CONTEXT_ENTRIES_MASK 0x1f
303#define SLOT_CONTEXT_ENTRIES_SHIFT 27
304
1d8a4e69 305typedef struct XHCIState XHCIState;
024426ac
GH		 306typedef struct XHCIStreamContext XHCIStreamContext;
307typedef struct XHCIEPContext XHCIEPContext;
1d8a4e69 308
85e05d82
GH		 309#define get_field(data, field) \
310 (((data) >> field##_SHIFT) & field##_MASK)
311
312#define set_field(data, newval, field) do { \
313 uint32_t val = *data; \
314 val &= ~(field##_MASK << field##_SHIFT); \
315 val |= ((newval) & field##_MASK) << field##_SHIFT; \
316 *data = val; \
317 } while (0)
318
62c6ae04
HM		 319typedef enum EPType {
320 ET_INVALID = 0,
321 ET_ISO_OUT,
322 ET_BULK_OUT,
323 ET_INTR_OUT,
324 ET_CONTROL,
325 ET_ISO_IN,
326 ET_BULK_IN,
327 ET_INTR_IN,
328} EPType;
329
330typedef struct XHCIRing {
59a70ccd 331 dma_addr_t dequeue;
62c6ae04
HM		 332 bool ccs;
333} XHCIRing;
334
335typedef struct XHCIPort {
1d8a4e69 336 XHCIState *xhci;
62c6ae04 337 uint32_t portsc;
0846e635
GH		 338 uint32_t portnr;
339 USBPort *uport;
340 uint32_t speedmask;
1d8a4e69
GH		 341 char name[16];
342 MemoryRegion mem;
62c6ae04
HM		 343} XHCIPort;
344
62c6ae04
HM		 345typedef struct XHCITransfer {
346 XHCIState *xhci;
347 USBPacket packet;
d5a15814 348 QEMUSGList sgl;
7c605a23
GH		 349 bool running_async;
350 bool running_retry;
62c6ae04 351 bool complete;
a6fb2ddb 352 bool int_req;
62c6ae04
HM		 353 unsigned int iso_pkts;
354 unsigned int slotid;
355 unsigned int epid;
024426ac 356 unsigned int streamid;
62c6ae04
HM		 357 bool in_xfer;
358 bool iso_xfer;
4d7a81c0 359 bool timed_xfer;
62c6ae04
HM		 360
361 unsigned int trb_count;
362 unsigned int trb_alloced;
363 XHCITRB *trbs;
364
62c6ae04
HM		 365 TRBCCode status;
366
367 unsigned int pkts;
368 unsigned int pktsize;
369 unsigned int cur_pkt;
3d139684
GH		 370
371 uint64_t mfindex_kick;
62c6ae04
HM		 372} XHCITransfer;
373
024426ac
GH		 374struct XHCIStreamContext {
375 dma_addr_t pctx;
376 unsigned int sct;
377 XHCIRing ring;
024426ac
GH		 378};
379
380struct XHCIEPContext {
3d139684
GH		 381 XHCIState *xhci;
382 unsigned int slotid;
383 unsigned int epid;
384
62c6ae04
HM		 385 XHCIRing ring;
386 unsigned int next_xfer;
387 unsigned int comp_xfer;
388 XHCITransfer transfers[TD_QUEUE];
7c605a23 389 XHCITransfer *retry;
62c6ae04 390 EPType type;
59a70ccd 391 dma_addr_t pctx;
62c6ae04 392 unsigned int max_psize;
62c6ae04 393 uint32_t state;
3d139684 394
024426ac
GH		 395 /* streams */
396 unsigned int max_pstreams;
397 bool lsa;
398 unsigned int nr_pstreams;
399 XHCIStreamContext *pstreams;
400
3d139684
GH		 401 /* iso xfer scheduling */
402 unsigned int interval;
403 int64_t mfindex_last;
404 QEMUTimer *kick_timer;
024426ac 405};
62c6ae04
HM		 406
407typedef struct XHCISlot {
408 bool enabled;
4034e693 409 bool addressed;
59a70ccd 410 dma_addr_t ctx;
ccaf87a0 411 USBPort *uport;
62c6ae04
HM		 412 XHCIEPContext * eps[31];
413} XHCISlot;
414
415typedef struct XHCIEvent {
416 TRBType type;
417 TRBCCode ccode;
418 uint64_t ptr;
419 uint32_t length;
420 uint32_t flags;
421 uint8_t slotid;
422 uint8_t epid;
423} XHCIEvent;
424
962d11e1
GH		 425typedef struct XHCIInterrupter {
426 uint32_t iman;
427 uint32_t imod;
428 uint32_t erstsz;
429 uint32_t erstba_low;
430 uint32_t erstba_high;
431 uint32_t erdp_low;
432 uint32_t erdp_high;
433
434 bool msix_used, er_pcs, er_full;
435
436 dma_addr_t er_start;
437 uint32_t er_size;
438 unsigned int er_ep_idx;
439
440 XHCIEvent ev_buffer[EV_QUEUE];
441 unsigned int ev_buffer_put;
442 unsigned int ev_buffer_get;
443
444} XHCIInterrupter;
445
62c6ae04 446struct XHCIState {
9b7d3334
AF		 447 /*< private >*/
448 PCIDevice parent_obj;
449 /*< public >*/
450
62c6ae04 451 USBBus bus;
62c6ae04 452 MemoryRegion mem;
1b067564
GH		 453 MemoryRegion mem_cap;
454 MemoryRegion mem_oper;
455 MemoryRegion mem_runtime;
456 MemoryRegion mem_doorbell;
62c6ae04 457
0846e635
GH		 458 /* properties */
459 uint32_t numports_2;
460 uint32_t numports_3;
91062ae0
GH		 461 uint32_t numintrs;
462 uint32_t numslots;
c5e9b02d 463 uint32_t flags;
2aa6bfcb 464 uint32_t max_pstreams_mask;
290fd20d
C		 465 OnOffAuto msi;
466 OnOffAuto msix;
0846e635 467
62c6ae04
HM		 468 /* Operational Registers */
469 uint32_t usbcmd;
470 uint32_t usbsts;
471 uint32_t dnctrl;
472 uint32_t crcr_low;
473 uint32_t crcr_high;
474 uint32_t dcbaap_low;
475 uint32_t dcbaap_high;
476 uint32_t config;
477
0846e635 478 USBPort uports[MAX(MAXPORTS_2, MAXPORTS_3)];
62c6ae04
HM		 479 XHCIPort ports[MAXPORTS];
480 XHCISlot slots[MAXSLOTS];
0846e635 481 uint32_t numports;
62c6ae04
HM		 482
483 /* Runtime Registers */
01546fa6
GH		 484 int64_t mfindex_start;
485 QEMUTimer *mfwrap_timer;
962d11e1 486 XHCIInterrupter intr[MAXINTRS];
62c6ae04
HM		 487
488 XHCIRing cmd_ring;
489};
490
37034575
PC		 491#define TYPE_XHCI "nec-usb-xhci"
492
493#define XHCI(obj) \
494 OBJECT_CHECK(XHCIState, (obj), TYPE_XHCI)
495
62c6ae04
HM		 496typedef struct XHCIEvRingSeg {
497 uint32_t addr_low;
498 uint32_t addr_high;
499 uint32_t size;
500 uint32_t rsvd;
501} XHCIEvRingSeg;
502
c5e9b02d 503enum xhci_flags {
290fd20d 504 XHCI_FLAG_SS_FIRST = 1,
e6043e92 505 XHCI_FLAG_FORCE_PCIE_ENDCAP,
2aa6bfcb 506 XHCI_FLAG_ENABLE_STREAMS,
c5e9b02d
GH		 507};
508
01546fa6 509static void xhci_kick_ep(XHCIState *xhci, unsigned int slotid,
024426ac 510 unsigned int epid, unsigned int streamid);
0bc85da6
GH		 511static TRBCCode xhci_disable_ep(XHCIState *xhci, unsigned int slotid,
512 unsigned int epid);
582d6f4a 513static void xhci_xfer_report(XHCITransfer *xfer);
962d11e1
GH		 514static void xhci_event(XHCIState *xhci, XHCIEvent *event, int v);
515static void xhci_write_event(XHCIState *xhci, XHCIEvent *event, int v);
518ad5f2
HG		 516static USBEndpoint *xhci_epid_to_usbep(XHCIState *xhci,
517 unsigned int slotid, unsigned int epid);
01546fa6 518
f10de44e
GH		 519static const char *TRBType_names[] = {
520 [TRB_RESERVED] = "TRB_RESERVED",
521 [TR_NORMAL] = "TR_NORMAL",
522 [TR_SETUP] = "TR_SETUP",
523 [TR_DATA] = "TR_DATA",
524 [TR_STATUS] = "TR_STATUS",
525 [TR_ISOCH] = "TR_ISOCH",
526 [TR_LINK] = "TR_LINK",
527 [TR_EVDATA] = "TR_EVDATA",
528 [TR_NOOP] = "TR_NOOP",
529 [CR_ENABLE_SLOT] = "CR_ENABLE_SLOT",
530 [CR_DISABLE_SLOT] = "CR_DISABLE_SLOT",
531 [CR_ADDRESS_DEVICE] = "CR_ADDRESS_DEVICE",
532 [CR_CONFIGURE_ENDPOINT] = "CR_CONFIGURE_ENDPOINT",
533 [CR_EVALUATE_CONTEXT] = "CR_EVALUATE_CONTEXT",
534 [CR_RESET_ENDPOINT] = "CR_RESET_ENDPOINT",
535 [CR_STOP_ENDPOINT] = "CR_STOP_ENDPOINT",
536 [CR_SET_TR_DEQUEUE] = "CR_SET_TR_DEQUEUE",
537 [CR_RESET_DEVICE] = "CR_RESET_DEVICE",
538 [CR_FORCE_EVENT] = "CR_FORCE_EVENT",
539 [CR_NEGOTIATE_BW] = "CR_NEGOTIATE_BW",
540 [CR_SET_LATENCY_TOLERANCE] = "CR_SET_LATENCY_TOLERANCE",
541 [CR_GET_PORT_BANDWIDTH] = "CR_GET_PORT_BANDWIDTH",
542 [CR_FORCE_HEADER] = "CR_FORCE_HEADER",
543 [CR_NOOP] = "CR_NOOP",
544 [ER_TRANSFER] = "ER_TRANSFER",
545 [ER_COMMAND_COMPLETE] = "ER_COMMAND_COMPLETE",
546 [ER_PORT_STATUS_CHANGE] = "ER_PORT_STATUS_CHANGE",
547 [ER_BANDWIDTH_REQUEST] = "ER_BANDWIDTH_REQUEST",
548 [ER_DOORBELL] = "ER_DOORBELL",
549 [ER_HOST_CONTROLLER] = "ER_HOST_CONTROLLER",
550 [ER_DEVICE_NOTIFICATION] = "ER_DEVICE_NOTIFICATION",
551 [ER_MFINDEX_WRAP] = "ER_MFINDEX_WRAP",
552 [CR_VENDOR_VIA_CHALLENGE_RESPONSE] = "CR_VENDOR_VIA_CHALLENGE_RESPONSE",
553 [CR_VENDOR_NEC_FIRMWARE_REVISION] = "CR_VENDOR_NEC_FIRMWARE_REVISION",
554 [CR_VENDOR_NEC_CHALLENGE_RESPONSE] = "CR_VENDOR_NEC_CHALLENGE_RESPONSE",
555};
556
873123fe
GH		 557static const char *TRBCCode_names[] = {
558 [CC_INVALID] = "CC_INVALID",
559 [CC_SUCCESS] = "CC_SUCCESS",
560 [CC_DATA_BUFFER_ERROR] = "CC_DATA_BUFFER_ERROR",
561 [CC_BABBLE_DETECTED] = "CC_BABBLE_DETECTED",
562 [CC_USB_TRANSACTION_ERROR] = "CC_USB_TRANSACTION_ERROR",
563 [CC_TRB_ERROR] = "CC_TRB_ERROR",
564 [CC_STALL_ERROR] = "CC_STALL_ERROR",
565 [CC_RESOURCE_ERROR] = "CC_RESOURCE_ERROR",
566 [CC_BANDWIDTH_ERROR] = "CC_BANDWIDTH_ERROR",
567 [CC_NO_SLOTS_ERROR] = "CC_NO_SLOTS_ERROR",
568 [CC_INVALID_STREAM_TYPE_ERROR] = "CC_INVALID_STREAM_TYPE_ERROR",
569 [CC_SLOT_NOT_ENABLED_ERROR] = "CC_SLOT_NOT_ENABLED_ERROR",
570 [CC_EP_NOT_ENABLED_ERROR] = "CC_EP_NOT_ENABLED_ERROR",
571 [CC_SHORT_PACKET] = "CC_SHORT_PACKET",
572 [CC_RING_UNDERRUN] = "CC_RING_UNDERRUN",
573 [CC_RING_OVERRUN] = "CC_RING_OVERRUN",
574 [CC_VF_ER_FULL] = "CC_VF_ER_FULL",
575 [CC_PARAMETER_ERROR] = "CC_PARAMETER_ERROR",
576 [CC_BANDWIDTH_OVERRUN] = "CC_BANDWIDTH_OVERRUN",
577 [CC_CONTEXT_STATE_ERROR] = "CC_CONTEXT_STATE_ERROR",
578 [CC_NO_PING_RESPONSE_ERROR] = "CC_NO_PING_RESPONSE_ERROR",
579 [CC_EVENT_RING_FULL_ERROR] = "CC_EVENT_RING_FULL_ERROR",
580 [CC_INCOMPATIBLE_DEVICE_ERROR] = "CC_INCOMPATIBLE_DEVICE_ERROR",
581 [CC_MISSED_SERVICE_ERROR] = "CC_MISSED_SERVICE_ERROR",
582 [CC_COMMAND_RING_STOPPED] = "CC_COMMAND_RING_STOPPED",
583 [CC_COMMAND_ABORTED] = "CC_COMMAND_ABORTED",
584 [CC_STOPPED] = "CC_STOPPED",
585 [CC_STOPPED_LENGTH_INVALID] = "CC_STOPPED_LENGTH_INVALID",
586 [CC_MAX_EXIT_LATENCY_TOO_LARGE_ERROR]
587 = "CC_MAX_EXIT_LATENCY_TOO_LARGE_ERROR",
588 [CC_ISOCH_BUFFER_OVERRUN] = "CC_ISOCH_BUFFER_OVERRUN",
589 [CC_EVENT_LOST_ERROR] = "CC_EVENT_LOST_ERROR",
590 [CC_UNDEFINED_ERROR] = "CC_UNDEFINED_ERROR",
591 [CC_INVALID_STREAM_ID_ERROR] = "CC_INVALID_STREAM_ID_ERROR",
592 [CC_SECONDARY_BANDWIDTH_ERROR] = "CC_SECONDARY_BANDWIDTH_ERROR",
593 [CC_SPLIT_TRANSACTION_ERROR] = "CC_SPLIT_TRANSACTION_ERROR",
594};
595
1c82392a
GH		 596static const char *ep_state_names[] = {
597 [EP_DISABLED] = "disabled",
598 [EP_RUNNING] = "running",
599 [EP_HALTED] = "halted",
600 [EP_STOPPED] = "stopped",
601 [EP_ERROR] = "error",
602};
603
f10de44e
GH		 604static const char *lookup_name(uint32_t index, const char **list, uint32_t llen)
605{
606 if (index >= llen || list[index] == NULL) {
607 return "???";
608 }
609 return list[index];
610}
611
612static const char *trb_name(XHCITRB *trb)
613{
614 return lookup_name(TRB_TYPE(*trb), TRBType_names,
615 ARRAY_SIZE(TRBType_names));
616}
f10de44e 617
873123fe
GH		 618static const char *event_name(XHCIEvent *event)
619{
620 return lookup_name(event->ccode, TRBCCode_names,
621 ARRAY_SIZE(TRBCCode_names));
622}
623
1c82392a
GH		 624static const char *ep_state_name(uint32_t state)
625{
626 return lookup_name(state, ep_state_names,
627 ARRAY_SIZE(ep_state_names));
628}
629
f9955235
GH		 630static bool xhci_get_flag(XHCIState *xhci, enum xhci_flags bit)
631{
632 return xhci->flags & (1 << bit);
633}
634
01546fa6
GH		 635static uint64_t xhci_mfindex_get(XHCIState *xhci)
636{
bc72ad67 637 int64_t now = qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL);
01546fa6
GH		 638 return (now - xhci->mfindex_start) / 125000;
639}
640
641static void xhci_mfwrap_update(XHCIState *xhci)
642{
643 const uint32_t bits = USBCMD_RS | USBCMD_EWE;
644 uint32_t mfindex, left;
645 int64_t now;
646
647 if ((xhci->usbcmd & bits) == bits) {
bc72ad67 648 now = qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL);
01546fa6
GH		 649 mfindex = ((now - xhci->mfindex_start) / 125000) & 0x3fff;
650 left = 0x4000 - mfindex;
bc72ad67 651 timer_mod(xhci->mfwrap_timer, now + left * 125000);
01546fa6 652 } else {
bc72ad67 653 timer_del(xhci->mfwrap_timer);
01546fa6
GH		 654 }
655}
656
657static void xhci_mfwrap_timer(void *opaque)
658{
659 XHCIState *xhci = opaque;
660 XHCIEvent wrap = { ER_MFINDEX_WRAP, CC_SUCCESS };
661
962d11e1 662 xhci_event(xhci, &wrap, 0);
01546fa6
GH		 663 xhci_mfwrap_update(xhci);
664}
62c6ae04 665
59a70ccd 666static inline dma_addr_t xhci_addr64(uint32_t low, uint32_t high)
62c6ae04 667{
59a70ccd
DG		 668 if (sizeof(dma_addr_t) == 4) {
669 return low;
670 } else {
671 return low | (((dma_addr_t)high << 16) << 16);
672 }
62c6ae04
HM		 673}
674
59a70ccd 675static inline dma_addr_t xhci_mask64(uint64_t addr)
62c6ae04 676{
59a70ccd
DG		 677 if (sizeof(dma_addr_t) == 4) {
678 return addr & 0xffffffff;
679 } else {
680 return addr;
681 }
62c6ae04
HM		 682}
683
616b5d53
DG		 684static inline void xhci_dma_read_u32s(XHCIState *xhci, dma_addr_t addr,
685 uint32_t *buf, size_t len)
686{
687 int i;
688
689 assert((len % sizeof(uint32_t)) == 0);
690
9b7d3334 691 pci_dma_read(PCI_DEVICE(xhci), addr, buf, len);
616b5d53
DG		 692
693 for (i = 0; i < (len / sizeof(uint32_t)); i++) {
694 buf[i] = le32_to_cpu(buf[i]);
695 }
696}
697
698static inline void xhci_dma_write_u32s(XHCIState *xhci, dma_addr_t addr,
699 uint32_t *buf, size_t len)
700{
701 int i;
182b391e
PX		 702 uint32_t tmp[5];
703 uint32_t n = len / sizeof(uint32_t);
616b5d53
DG		 704
705 assert((len % sizeof(uint32_t)) == 0);
182b391e 706 assert(n <= ARRAY_SIZE(tmp));
616b5d53 707
182b391e 708 for (i = 0; i < n; i++) {
616b5d53
DG		 709 tmp[i] = cpu_to_le32(buf[i]);
710 }
9b7d3334 711 pci_dma_write(PCI_DEVICE(xhci), addr, tmp, len);
616b5d53
DG		 712}
713
0846e635
GH		 714static XHCIPort *xhci_lookup_port(XHCIState *xhci, struct USBPort *uport)
715{
716 int index;
717
718 if (!uport->dev) {
719 return NULL;
720 }
721 switch (uport->dev->speed) {
722 case USB_SPEED_LOW:
723 case USB_SPEED_FULL:
724 case USB_SPEED_HIGH:
7bafd888
GH		 725 if (xhci_get_flag(xhci, XHCI_FLAG_SS_FIRST)) {
726 index = uport->index + xhci->numports_3;
727 } else {
728 index = uport->index;
729 }
0846e635
GH		 730 break;
731 case USB_SPEED_SUPER:
7bafd888
GH		 732 if (xhci_get_flag(xhci, XHCI_FLAG_SS_FIRST)) {
733 index = uport->index;
734 } else {
735 index = uport->index + xhci->numports_2;
736 }
0846e635
GH		 737 break;
738 default:
739 return NULL;
740 }
741 return &xhci->ports[index];
742}
743
4c4abe7c 744static void xhci_intx_update(XHCIState *xhci)
62c6ae04 745{
9b7d3334 746 PCIDevice *pci_dev = PCI_DEVICE(xhci);
62c6ae04
HM		 747 int level = 0;
748
9b7d3334
AF		 749 if (msix_enabled(pci_dev) ||
750 msi_enabled(pci_dev)) {
4c4abe7c
GH		 751 return;
752 }
753
962d11e1
GH		 754 if (xhci->intr[0].iman & IMAN_IP &&
755 xhci->intr[0].iman & IMAN_IE &&
215bff17 756 xhci->usbcmd & USBCMD_INTE) {
62c6ae04
HM		 757 level = 1;
758 }
759
4c4abe7c 760 trace_usb_xhci_irq_intx(level);
9e64f8a3 761 pci_set_irq(pci_dev, level);
4c4abe7c
GH		 762}
763
962d11e1 764static void xhci_msix_update(XHCIState *xhci, int v)
4c47f800 765{
9b7d3334 766 PCIDevice *pci_dev = PCI_DEVICE(xhci);
4c47f800
GH		 767 bool enabled;
768
9b7d3334 769 if (!msix_enabled(pci_dev)) {
4c47f800
GH		 770 return;
771 }
772
962d11e1
GH		 773 enabled = xhci->intr[v].iman & IMAN_IE;
774 if (enabled == xhci->intr[v].msix_used) {
4c47f800
GH		 775 return;
776 }
777
778 if (enabled) {
962d11e1 779 trace_usb_xhci_irq_msix_use(v);
9b7d3334 780 msix_vector_use(pci_dev, v);
962d11e1 781 xhci->intr[v].msix_used = true;
4c47f800 782 } else {
962d11e1 783 trace_usb_xhci_irq_msix_unuse(v);
9b7d3334 784 msix_vector_unuse(pci_dev, v);
962d11e1 785 xhci->intr[v].msix_used = false;
4c47f800
GH		 786 }
787}
788
962d11e1 789static void xhci_intr_raise(XHCIState *xhci, int v)
4c4abe7c 790{
9b7d3334
AF		 791 PCIDevice *pci_dev = PCI_DEVICE(xhci);
792
962d11e1
GH		 793 xhci->intr[v].erdp_low |= ERDP_EHB;
794 xhci->intr[v].iman |= IMAN_IP;
2cae4119
GH		 795 xhci->usbsts |= USBSTS_EINT;
796
962d11e1 797 if (!(xhci->intr[v].iman & IMAN_IE)) {
4c4abe7c
GH		 798 return;
799 }
800
801 if (!(xhci->usbcmd & USBCMD_INTE)) {
802 return;
803 }
804
9b7d3334 805 if (msix_enabled(pci_dev)) {
962d11e1 806 trace_usb_xhci_irq_msix(v);
9b7d3334 807 msix_notify(pci_dev, v);
4c47f800
GH		 808 return;
809 }
810
9b7d3334 811 if (msi_enabled(pci_dev)) {
962d11e1 812 trace_usb_xhci_irq_msi(v);
9b7d3334 813 msi_notify(pci_dev, v);
4c4abe7c 814 return;
62c6ae04 815 }
4c4abe7c 816
962d11e1
GH		 817 if (v == 0) {
818 trace_usb_xhci_irq_intx(1);
9e64f8a3 819 pci_irq_assert(pci_dev);
962d11e1 820 }
62c6ae04
HM		 821}
822
823static inline int xhci_running(XHCIState *xhci)
824{
962d11e1 825 return !(xhci->usbsts & USBSTS_HCH) && !xhci->intr[0].er_full;
62c6ae04
HM		 826}
827
828static void xhci_die(XHCIState *xhci)
829{
830 xhci->usbsts |= USBSTS_HCE;
d6bb65fc 831 DPRINTF("xhci: asserted controller error\n");
62c6ae04
HM		 832}
833
962d11e1 834static void xhci_write_event(XHCIState *xhci, XHCIEvent *event, int v)
62c6ae04 835{
9b7d3334 836 PCIDevice *pci_dev = PCI_DEVICE(xhci);
962d11e1 837 XHCIInterrupter *intr = &xhci->intr[v];
62c6ae04 838 XHCITRB ev_trb;
59a70ccd 839 dma_addr_t addr;
62c6ae04
HM		 840
841 ev_trb.parameter = cpu_to_le64(event->ptr);
842 ev_trb.status = cpu_to_le32(event->length | (event->ccode << 24));
843 ev_trb.control = (event->slotid << 24) | (event->epid << 16) |
844 event->flags | (event->type << TRB_TYPE_SHIFT);
962d11e1 845 if (intr->er_pcs) {
62c6ae04
HM		 846 ev_trb.control |= TRB_C;
847 }
848 ev_trb.control = cpu_to_le32(ev_trb.control);
849
962d11e1 850 trace_usb_xhci_queue_event(v, intr->er_ep_idx, trb_name(&ev_trb),
873123fe
GH		 851 event_name(event), ev_trb.parameter,
852 ev_trb.status, ev_trb.control);
62c6ae04 853
962d11e1 854 addr = intr->er_start + TRB_SIZE*intr->er_ep_idx;
9b7d3334 855 pci_dma_write(pci_dev, addr, &ev_trb, TRB_SIZE);
62c6ae04 856
962d11e1
GH		 857 intr->er_ep_idx++;
858 if (intr->er_ep_idx >= intr->er_size) {
859 intr->er_ep_idx = 0;
860 intr->er_pcs = !intr->er_pcs;
62c6ae04
HM		 861 }
862}
863
962d11e1 864static void xhci_events_update(XHCIState *xhci, int v)
62c6ae04 865{
962d11e1 866 XHCIInterrupter *intr = &xhci->intr[v];
59a70ccd 867 dma_addr_t erdp;
62c6ae04
HM		 868 unsigned int dp_idx;
869 bool do_irq = 0;
870
871 if (xhci->usbsts & USBSTS_HCH) {
872 return;
873 }
874
962d11e1
GH		 875 erdp = xhci_addr64(intr->erdp_low, intr->erdp_high);
876 if (erdp < intr->er_start ||
877 erdp >= (intr->er_start + TRB_SIZE*intr->er_size)) {
d6bb65fc
GH		 878 DPRINTF("xhci: ERDP out of bounds: "DMA_ADDR_FMT"\n", erdp);
879 DPRINTF("xhci: ER[%d] at "DMA_ADDR_FMT" len %d\n",
962d11e1 880 v, intr->er_start, intr->er_size);
62c6ae04
HM		 881 xhci_die(xhci);
882 return;
883 }
962d11e1
GH		 884 dp_idx = (erdp - intr->er_start) / TRB_SIZE;
885 assert(dp_idx < intr->er_size);
62c6ae04
HM		 886
887 /* NEC didn't read section 4.9.4 of the spec (v1.0 p139 top Note) and thus
888 * deadlocks when the ER is full. Hack it by holding off events until
889 * the driver decides to free at least half of the ring */
962d11e1
GH		 890 if (intr->er_full) {
891 int er_free = dp_idx - intr->er_ep_idx;
62c6ae04 892 if (er_free <= 0) {
962d11e1 893 er_free += intr->er_size;
62c6ae04 894 }
962d11e1 895 if (er_free < (intr->er_size/2)) {
62c6ae04
HM		 896 DPRINTF("xhci_events_update(): event ring still "
897 "more than half full (hack)\n");
898 return;
899 }
900 }
901
962d11e1
GH		 902 while (intr->ev_buffer_put != intr->ev_buffer_get) {
903 assert(intr->er_full);
904 if (((intr->er_ep_idx+1) % intr->er_size) == dp_idx) {
62c6ae04
HM		 905 DPRINTF("xhci_events_update(): event ring full again\n");
906#ifndef ER_FULL_HACK
907 XHCIEvent full = {ER_HOST_CONTROLLER, CC_EVENT_RING_FULL_ERROR};
962d11e1 908 xhci_write_event(xhci, &full, v);
62c6ae04
HM		 909#endif
910 do_irq = 1;
911 break;
912 }
962d11e1
GH		 913 XHCIEvent *event = &intr->ev_buffer[intr->ev_buffer_get];
914 xhci_write_event(xhci, event, v);
915 intr->ev_buffer_get++;
62c6ae04 916 do_irq = 1;
962d11e1
GH		 917 if (intr->ev_buffer_get == EV_QUEUE) {
918 intr->ev_buffer_get = 0;
62c6ae04
HM		 919 }
920 }
921
922 if (do_irq) {
962d11e1 923 xhci_intr_raise(xhci, v);
62c6ae04
HM		 924 }
925
962d11e1 926 if (intr->er_full && intr->ev_buffer_put == intr->ev_buffer_get) {
62c6ae04 927 DPRINTF("xhci_events_update(): event ring no longer full\n");
962d11e1 928 intr->er_full = 0;
62c6ae04 929 }
62c6ae04
HM		 930}
931
962d11e1 932static void xhci_event(XHCIState *xhci, XHCIEvent *event, int v)
62c6ae04 933{
2d1de850 934 XHCIInterrupter *intr;
59a70ccd 935 dma_addr_t erdp;
62c6ae04
HM		 936 unsigned int dp_idx;
937
91062ae0
GH		 938 if (v >= xhci->numintrs) {
939 DPRINTF("intr nr out of range (%d >= %d)\n", v, xhci->numintrs);
2d1de850
GH		 940 return;
941 }
942 intr = &xhci->intr[v];
943
962d11e1 944 if (intr->er_full) {
62c6ae04 945 DPRINTF("xhci_event(): ER full, queueing\n");
962d11e1 946 if (((intr->ev_buffer_put+1) % EV_QUEUE) == intr->ev_buffer_get) {
d6bb65fc 947 DPRINTF("xhci: event queue full, dropping event!\n");
62c6ae04
HM		 948 return;
949 }
962d11e1
GH		 950 intr->ev_buffer[intr->ev_buffer_put++] = *event;
951 if (intr->ev_buffer_put == EV_QUEUE) {
952 intr->ev_buffer_put = 0;
62c6ae04
HM		 953 }
954 return;
955 }
956
962d11e1
GH		 957 erdp = xhci_addr64(intr->erdp_low, intr->erdp_high);
958 if (erdp < intr->er_start ||
959 erdp >= (intr->er_start + TRB_SIZE*intr->er_size)) {
d6bb65fc
GH		 960 DPRINTF("xhci: ERDP out of bounds: "DMA_ADDR_FMT"\n", erdp);
961 DPRINTF("xhci: ER[%d] at "DMA_ADDR_FMT" len %d\n",
962d11e1 962 v, intr->er_start, intr->er_size);
62c6ae04
HM		 963 xhci_die(xhci);
964 return;
965 }
966
962d11e1
GH		 967 dp_idx = (erdp - intr->er_start) / TRB_SIZE;
968 assert(dp_idx < intr->er_size);
62c6ae04 969
962d11e1 970 if ((intr->er_ep_idx+1) % intr->er_size == dp_idx) {
62c6ae04
HM		 971 DPRINTF("xhci_event(): ER full, queueing\n");
972#ifndef ER_FULL_HACK
973 XHCIEvent full = {ER_HOST_CONTROLLER, CC_EVENT_RING_FULL_ERROR};
974 xhci_write_event(xhci, &full);
975#endif
962d11e1
GH		 976 intr->er_full = 1;
977 if (((intr->ev_buffer_put+1) % EV_QUEUE) == intr->ev_buffer_get) {
d6bb65fc 978 DPRINTF("xhci: event queue full, dropping event!\n");
62c6ae04
HM		 979 return;
980 }
962d11e1
GH		 981 intr->ev_buffer[intr->ev_buffer_put++] = *event;
982 if (intr->ev_buffer_put == EV_QUEUE) {
983 intr->ev_buffer_put = 0;
62c6ae04
HM		 984 }
985 } else {
962d11e1 986 xhci_write_event(xhci, event, v);
62c6ae04
HM		 987 }
988
962d11e1 989 xhci_intr_raise(xhci, v);
62c6ae04
HM		 990}
991
992static void xhci_ring_init(XHCIState *xhci, XHCIRing *ring,
59a70ccd 993 dma_addr_t base)
62c6ae04 994{
62c6ae04
HM		 995 ring->dequeue = base;
996 ring->ccs = 1;
997}
998
999static TRBType xhci_ring_fetch(XHCIState *xhci, XHCIRing *ring, XHCITRB *trb,
59a70ccd 1000 dma_addr_t *addr)
62c6ae04 1001{
9b7d3334
AF		 1002 PCIDevice *pci_dev = PCI_DEVICE(xhci);
1003
62c6ae04
HM		 1004 while (1) {
1005 TRBType type;
9b7d3334 1006 pci_dma_read(pci_dev, ring->dequeue, trb, TRB_SIZE);
62c6ae04
HM		 1007 trb->addr = ring->dequeue;
1008 trb->ccs = ring->ccs;
1009 le64_to_cpus(&trb->parameter);
1010 le32_to_cpus(&trb->status);
1011 le32_to_cpus(&trb->control);
1012
0703a4a7
GH		 1013 trace_usb_xhci_fetch_trb(ring->dequeue, trb_name(trb),
1014 trb->parameter, trb->status, trb->control);
62c6ae04
HM		 1015
1016 if ((trb->control & TRB_C) != ring->ccs) {
1017 return 0;
1018 }
1019
1020 type = TRB_TYPE(*trb);
1021
1022 if (type != TR_LINK) {
1023 if (addr) {
1024 *addr = ring->dequeue;
1025 }
1026 ring->dequeue += TRB_SIZE;
1027 return type;
1028 } else {
1029 ring->dequeue = xhci_mask64(trb->parameter);
1030 if (trb->control & TRB_LK_TC) {
1031 ring->ccs = !ring->ccs;
1032 }
1033 }
1034 }
1035}
1036
1037static int xhci_ring_chain_length(XHCIState *xhci, const XHCIRing *ring)
1038{
9b7d3334 1039 PCIDevice *pci_dev = PCI_DEVICE(xhci);
62c6ae04
HM		 1040 XHCITRB trb;
1041 int length = 0;
59a70ccd 1042 dma_addr_t dequeue = ring->dequeue;
62c6ae04
HM		 1043 bool ccs = ring->ccs;
1044 /* hack to bundle together the two/three TDs that make a setup transfer */
1045 bool control_td_set = 0;
1046
1047 while (1) {
1048 TRBType type;
9b7d3334 1049 pci_dma_read(pci_dev, dequeue, &trb, TRB_SIZE);
62c6ae04
HM		 1050 le64_to_cpus(&trb.parameter);
1051 le32_to_cpus(&trb.status);
1052 le32_to_cpus(&trb.control);
1053
62c6ae04
HM		 1054 if ((trb.control & TRB_C) != ccs) {
1055 return -length;
1056 }
1057
1058 type = TRB_TYPE(trb);
1059
1060 if (type == TR_LINK) {
1061 dequeue = xhci_mask64(trb.parameter);
1062 if (trb.control & TRB_LK_TC) {
1063 ccs = !ccs;
1064 }
1065 continue;
1066 }
1067
1068 length += 1;
1069 dequeue += TRB_SIZE;
1070
1071 if (type == TR_SETUP) {
1072 control_td_set = 1;
1073 } else if (type == TR_STATUS) {
1074 control_td_set = 0;
1075 }
1076
1077 if (!control_td_set && !(trb.control & TRB_TR_CH)) {
1078 return length;
1079 }
1080 }
1081}
1082
962d11e1 1083static void xhci_er_reset(XHCIState *xhci, int v)
62c6ae04 1084{
962d11e1 1085 XHCIInterrupter *intr = &xhci->intr[v];
62c6ae04
HM		 1086 XHCIEvRingSeg seg;
1087
e099ad4b
GH		 1088 if (intr->erstsz == 0) {
1089 /* disabled */
1090 intr->er_start = 0;
1091 intr->er_size = 0;
1092 return;
1093 }
62c6ae04 1094 /* cache the (sole) event ring segment location */
962d11e1 1095 if (intr->erstsz != 1) {
d6bb65fc 1096 DPRINTF("xhci: invalid value for ERSTSZ: %d\n", intr->erstsz);
62c6ae04
HM		 1097 xhci_die(xhci);
1098 return;
1099 }
962d11e1 1100 dma_addr_t erstba = xhci_addr64(intr->erstba_low, intr->erstba_high);
9b7d3334 1101 pci_dma_read(PCI_DEVICE(xhci), erstba, &seg, sizeof(seg));
62c6ae04
HM		 1102 le32_to_cpus(&seg.addr_low);
1103 le32_to_cpus(&seg.addr_high);
1104 le32_to_cpus(&seg.size);
1105 if (seg.size < 16 || seg.size > 4096) {
d6bb65fc 1106 DPRINTF("xhci: invalid value for segment size: %d\n", seg.size);
62c6ae04
HM		 1107 xhci_die(xhci);
1108 return;
1109 }
962d11e1
GH		 1110 intr->er_start = xhci_addr64(seg.addr_low, seg.addr_high);
1111 intr->er_size = seg.size;
62c6ae04 1112
962d11e1
GH		 1113 intr->er_ep_idx = 0;
1114 intr->er_pcs = 1;
1115 intr->er_full = 0;
62c6ae04 1116
962d11e1
GH		 1117 DPRINTF("xhci: event ring[%d]:" DMA_ADDR_FMT " [%d]\n",
1118 v, intr->er_start, intr->er_size);
62c6ae04
HM		 1119}
1120
1121static void xhci_run(XHCIState *xhci)
1122{
fc0ddaca 1123 trace_usb_xhci_run();
62c6ae04 1124 xhci->usbsts &= ~USBSTS_HCH;
bc72ad67 1125 xhci->mfindex_start = qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL);
62c6ae04
HM		 1126}
1127
1128static void xhci_stop(XHCIState *xhci)
1129{
fc0ddaca 1130 trace_usb_xhci_stop();
62c6ae04
HM		 1131 xhci->usbsts |= USBSTS_HCH;
1132 xhci->crcr_low &= ~CRCR_CRR;
1133}
1134
024426ac
GH		 1135static XHCIStreamContext *xhci_alloc_stream_contexts(unsigned count,
1136 dma_addr_t base)
1137{
1138 XHCIStreamContext *stctx;
1139 unsigned int i;
1140
1141 stctx = g_new0(XHCIStreamContext, count);
1142 for (i = 0; i < count; i++) {
1143 stctx[i].pctx = base + i * 16;
1144 stctx[i].sct = -1;
1145 }
1146 return stctx;
1147}
1148
1149static void xhci_reset_streams(XHCIEPContext *epctx)
1150{
1151 unsigned int i;
1152
1153 for (i = 0; i < epctx->nr_pstreams; i++) {
1154 epctx->pstreams[i].sct = -1;
024426ac
GH		 1155 }
1156}
1157
1158static void xhci_alloc_streams(XHCIEPContext *epctx, dma_addr_t base)
1159{
1160 assert(epctx->pstreams == NULL);
f90e160b 1161 epctx->nr_pstreams = 2 << epctx->max_pstreams;
024426ac
GH		 1162 epctx->pstreams = xhci_alloc_stream_contexts(epctx->nr_pstreams, base);
1163}
1164
1165static void xhci_free_streams(XHCIEPContext *epctx)
1166{
024426ac
GH		 1167 assert(epctx->pstreams != NULL);
1168
024426ac
GH		 1169 g_free(epctx->pstreams);
1170 epctx->pstreams = NULL;
1171 epctx->nr_pstreams = 0;
1172}
1173
72391da5
HG		 1174static int xhci_epmask_to_eps_with_streams(XHCIState *xhci,
1175 unsigned int slotid,
1176 uint32_t epmask,
1177 XHCIEPContext **epctxs,
1178 USBEndpoint **eps)
1179{
1180 XHCISlot *slot;
1181 XHCIEPContext *epctx;
1182 USBEndpoint *ep;
1183 int i, j;
1184
1185 assert(slotid >= 1 && slotid <= xhci->numslots);
1186
1187 slot = &xhci->slots[slotid - 1];
1188
1189 for (i = 2, j = 0; i <= 31; i++) {
3d80365b 1190 if (!(epmask & (1u << i))) {
72391da5
HG		 1191 continue;
1192 }
1193
1194 epctx = slot->eps[i - 1];
1195 ep = xhci_epid_to_usbep(xhci, slotid, i);
1196 if (!epctx || !epctx->nr_pstreams || !ep) {
1197 continue;
1198 }
1199
1200 if (epctxs) {
1201 epctxs[j] = epctx;
1202 }
1203 eps[j++] = ep;
1204 }
1205 return j;
1206}
1207
1208static void xhci_free_device_streams(XHCIState *xhci, unsigned int slotid,
1209 uint32_t epmask)
1210{
1211 USBEndpoint *eps[30];
1212 int nr_eps;
1213
1214 nr_eps = xhci_epmask_to_eps_with_streams(xhci, slotid, epmask, NULL, eps);
1215 if (nr_eps) {
1216 usb_device_free_streams(eps[0]->dev, eps, nr_eps);
1217 }
1218}
1219
1220static TRBCCode xhci_alloc_device_streams(XHCIState *xhci, unsigned int slotid,
1221 uint32_t epmask)
1222{
1223 XHCIEPContext *epctxs[30];
1224 USBEndpoint *eps[30];
1225 int i, r, nr_eps, req_nr_streams, dev_max_streams;
1226
1227 nr_eps = xhci_epmask_to_eps_with_streams(xhci, slotid, epmask, epctxs,
1228 eps);
1229 if (nr_eps == 0) {
1230 return CC_SUCCESS;
1231 }
1232
1233 req_nr_streams = epctxs[0]->nr_pstreams;
1234 dev_max_streams = eps[0]->max_streams;
1235
1236 for (i = 1; i < nr_eps; i++) {
1237 /*
1238 * HdG: I don't expect these to ever trigger, but if they do we need
1239 * to come up with another solution, ie group identical endpoints
1240 * together and make an usb_device_alloc_streams call per group.
1241 */
1242 if (epctxs[i]->nr_pstreams != req_nr_streams) {
1243 FIXME("guest streams config not identical for all eps");
1244 return CC_RESOURCE_ERROR;
1245 }
1246 if (eps[i]->max_streams != dev_max_streams) {
1247 FIXME("device streams config not identical for all eps");
1248 return CC_RESOURCE_ERROR;
1249 }
1250 }
1251
1252 /*
1253 * max-streams in both the device descriptor and in the controller is a
1254 * power of 2. But stream id 0 is reserved, so if a device can do up to 4
1255 * streams the guest will ask for 5 rounded up to the next power of 2 which
1256 * becomes 8. For emulated devices usb_device_alloc_streams is a nop.
1257 *
1258 * For redirected devices however this is an issue, as there we must ask
1259 * the real xhci controller to alloc streams, and the host driver for the
1260 * real xhci controller will likely disallow allocating more streams then
1261 * the device can handle.
1262 *
1263 * So we limit the requested nr_streams to the maximum number the device
1264 * can handle.
1265 */
1266 if (req_nr_streams > dev_max_streams) {
1267 req_nr_streams = dev_max_streams;
1268 }
1269
1270 r = usb_device_alloc_streams(eps[0]->dev, eps, nr_eps, req_nr_streams);
1271 if (r != 0) {
d6bb65fc 1272 DPRINTF("xhci: alloc streams failed\n");
72391da5
HG		 1273 return CC_RESOURCE_ERROR;
1274 }
1275
1276 return CC_SUCCESS;
1277}
1278
024426ac
GH		 1279static XHCIStreamContext *xhci_find_stream(XHCIEPContext *epctx,
1280 unsigned int streamid,
1281 uint32_t *cc_error)
1282{
1283 XHCIStreamContext *sctx;
1284 dma_addr_t base;
1285 uint32_t ctx[2], sct;
1286
1287 assert(streamid != 0);
1288 if (epctx->lsa) {
1289 if (streamid >= epctx->nr_pstreams) {
1290 *cc_error = CC_INVALID_STREAM_ID_ERROR;
1291 return NULL;
1292 }
1293 sctx = epctx->pstreams + streamid;
1294 } else {
1295 FIXME("secondary streams not implemented yet");
1296 }
1297
1298 if (sctx->sct == -1) {
1299 xhci_dma_read_u32s(epctx->xhci, sctx->pctx, ctx, sizeof(ctx));
024426ac
GH		 1300 sct = (ctx[0] >> 1) & 0x07;
1301 if (epctx->lsa && sct != 1) {
1302 *cc_error = CC_INVALID_STREAM_TYPE_ERROR;
1303 return NULL;
1304 }
1305 sctx->sct = sct;
1306 base = xhci_addr64(ctx[0] & ~0xf, ctx[1]);
1307 xhci_ring_init(epctx->xhci, &sctx->ring, base);
1308 }
1309 return sctx;
1310}
1311
62c6ae04 1312static void xhci_set_ep_state(XHCIState *xhci, XHCIEPContext *epctx,
024426ac 1313 XHCIStreamContext *sctx, uint32_t state)
62c6ae04 1314{
c90daa1c 1315 XHCIRing *ring = NULL;
62c6ae04 1316 uint32_t ctx[5];
024426ac 1317 uint32_t ctx2[2];
62c6ae04 1318
616b5d53 1319 xhci_dma_read_u32s(xhci, epctx->pctx, ctx, sizeof(ctx));
62c6ae04
HM		 1320 ctx[0] &= ~EP_STATE_MASK;
1321 ctx[0] |= state;
024426ac
GH		 1322
1323 /* update ring dequeue ptr */
1324 if (epctx->nr_pstreams) {
1325 if (sctx != NULL) {
c90daa1c 1326 ring = &sctx->ring;
024426ac
GH		 1327 xhci_dma_read_u32s(xhci, sctx->pctx, ctx2, sizeof(ctx2));
1328 ctx2[0] &= 0xe;
1329 ctx2[0] |= sctx->ring.dequeue | sctx->ring.ccs;
1330 ctx2[1] = (sctx->ring.dequeue >> 16) >> 16;
1331 xhci_dma_write_u32s(xhci, sctx->pctx, ctx2, sizeof(ctx2));
1332 }
1333 } else {
c90daa1c
HG		 1334 ring = &epctx->ring;
1335 }
1336 if (ring) {
1337 ctx[2] = ring->dequeue | ring->ccs;
1338 ctx[3] = (ring->dequeue >> 16) >> 16;
1339
024426ac
GH		 1340 DPRINTF("xhci: set epctx: " DMA_ADDR_FMT " state=%d dequeue=%08x%08x\n",
1341 epctx->pctx, state, ctx[3], ctx[2]);
1342 }
1343
616b5d53 1344 xhci_dma_write_u32s(xhci, epctx->pctx, ctx, sizeof(ctx));
1c82392a
GH		 1345 if (epctx->state != state) {
1346 trace_usb_xhci_ep_state(epctx->slotid, epctx->epid,
1347 ep_state_name(epctx->state),
1348 ep_state_name(state));
1349 }
62c6ae04
HM		 1350 epctx->state = state;
1351}
1352
3d139684
GH		 1353static void xhci_ep_kick_timer(void *opaque)
1354{
1355 XHCIEPContext *epctx = opaque;
024426ac 1356 xhci_kick_ep(epctx->xhci, epctx->slotid, epctx->epid, 0);
3d139684
GH		 1357}
1358
492b21f6
GH		 1359static XHCIEPContext *xhci_alloc_epctx(XHCIState *xhci,
1360 unsigned int slotid,
1361 unsigned int epid)
1362{
1363 XHCIEPContext *epctx;
1364 int i;
1365
1366 epctx = g_new0(XHCIEPContext, 1);
1367 epctx->xhci = xhci;
1368 epctx->slotid = slotid;
1369 epctx->epid = epid;
1370
1371 for (i = 0; i < ARRAY_SIZE(epctx->transfers); i++) {
4c5d82ec
HG		 1372 epctx->transfers[i].xhci = xhci;
1373 epctx->transfers[i].slotid = slotid;
1374 epctx->transfers[i].epid = epid;
492b21f6
GH		 1375 usb_packet_init(&epctx->transfers[i].packet);
1376 }
bc72ad67 1377 epctx->kick_timer = timer_new_ns(QEMU_CLOCK_VIRTUAL, xhci_ep_kick_timer, epctx);
492b21f6
GH		 1378
1379 return epctx;
1380}
1381
003e15a1
GH		 1382static void xhci_init_epctx(XHCIEPContext *epctx,
1383 dma_addr_t pctx, uint32_t *ctx)
62c6ae04 1384{
59a70ccd 1385 dma_addr_t dequeue;
62c6ae04 1386
62c6ae04 1387 dequeue = xhci_addr64(ctx[2] & ~0xf, ctx[3]);
62c6ae04
HM		 1388
1389 epctx->type = (ctx[1] >> EP_TYPE_SHIFT) & EP_TYPE_MASK;
62c6ae04
HM		 1390 epctx->pctx = pctx;
1391 epctx->max_psize = ctx[1]>>16;
1392 epctx->max_psize *= 1+((ctx[1]>>8)&0xff);
2aa6bfcb 1393 epctx->max_pstreams = (ctx[0] >> 10) & epctx->xhci->max_pstreams_mask;
024426ac 1394 epctx->lsa = (ctx[0] >> 15) & 1;
024426ac
GH		 1395 if (epctx->max_pstreams) {
1396 xhci_alloc_streams(epctx, dequeue);
1397 } else {
003e15a1 1398 xhci_ring_init(epctx->xhci, &epctx->ring, dequeue);
024426ac
GH		 1399 epctx->ring.ccs = ctx[2] & 1;
1400 }
62c6ae04 1401
ca716278 1402 epctx->interval = 1 << ((ctx[0] >> 16) & 0xff);
003e15a1
GH		 1403}
1404
1405static TRBCCode xhci_enable_ep(XHCIState *xhci, unsigned int slotid,
1406 unsigned int epid, dma_addr_t pctx,
1407 uint32_t *ctx)
1408{
1409 XHCISlot *slot;
1410 XHCIEPContext *epctx;
1411
1412 trace_usb_xhci_ep_enable(slotid, epid);
1413 assert(slotid >= 1 && slotid <= xhci->numslots);
1414 assert(epid >= 1 && epid <= 31);
1415
1416 slot = &xhci->slots[slotid-1];
1417 if (slot->eps[epid-1]) {
1418 xhci_disable_ep(xhci, slotid, epid);
1419 }
1420
1421 epctx = xhci_alloc_epctx(xhci, slotid, epid);
1422 slot->eps[epid-1] = epctx;
1423 xhci_init_epctx(epctx, pctx, ctx);
1424
8c244210
GA		 1425 DPRINTF("xhci: endpoint %d.%d type is %d, max transaction (burst) "
1426 "size is %d\n", epid/2, epid%2, epctx->type, epctx->max_psize);
1427
3d139684 1428 epctx->mfindex_last = 0;
3d139684 1429
62c6ae04
HM		 1430 epctx->state = EP_RUNNING;
1431 ctx[0] &= ~EP_STATE_MASK;
1432 ctx[0] |= EP_RUNNING;
1433
1434 return CC_SUCCESS;
1435}
1436
582d6f4a 1437static int xhci_ep_nuke_one_xfer(XHCITransfer *t, TRBCCode report)
3151f209
HG		 1438{
1439 int killed = 0;
1440
582d6f4a
HG		 1441 if (report && (t->running_async || t->running_retry)) {
1442 t->status = report;
1443 xhci_xfer_report(t);
1444 }
1445
3151f209
HG		 1446 if (t->running_async) {
1447 usb_cancel_packet(&t->packet);
1448 t->running_async = 0;
3151f209
HG		 1449 killed = 1;
1450 }
1451 if (t->running_retry) {
1452 XHCIEPContext *epctx = t->xhci->slots[t->slotid-1].eps[t->epid-1];
1453 if (epctx) {
1454 epctx->retry = NULL;
bc72ad67 1455 timer_del(epctx->kick_timer);
3151f209
HG		 1456 }
1457 t->running_retry = 0;
582d6f4a 1458 killed = 1;
3151f209 1459 }
ef1e1e07 1460 g_free(t->trbs);
3151f209
HG		 1461
1462 t->trbs = NULL;
1463 t->trb_count = t->trb_alloced = 0;
1464
1465 return killed;
1466}
1467
62c6ae04 1468static int xhci_ep_nuke_xfers(XHCIState *xhci, unsigned int slotid,
582d6f4a 1469 unsigned int epid, TRBCCode report)
62c6ae04
HM		 1470{
1471 XHCISlot *slot;
1472 XHCIEPContext *epctx;
1473 int i, xferi, killed = 0;
f79738b0 1474 USBEndpoint *ep = NULL;
91062ae0 1475 assert(slotid >= 1 && slotid <= xhci->numslots);
62c6ae04
HM		 1476 assert(epid >= 1 && epid <= 31);
1477
1478 DPRINTF("xhci_ep_nuke_xfers(%d, %d)\n", slotid, epid);
1479
1480 slot = &xhci->slots[slotid-1];
1481
1482 if (!slot->eps[epid-1]) {
1483 return 0;
1484 }
1485
1486 epctx = slot->eps[epid-1];
1487
1488 xferi = epctx->next_xfer;
1489 for (i = 0; i < TD_QUEUE; i++) {
582d6f4a
HG		 1490 killed += xhci_ep_nuke_one_xfer(&epctx->transfers[xferi], report);
1491 if (killed) {
1492 report = 0; /* Only report once */
1493 }
0cb41e2c 1494 epctx->transfers[xferi].packet.ep = NULL;
62c6ae04
HM		 1495 xferi = (xferi + 1) % TD_QUEUE;
1496 }
518ad5f2
HG		 1497
1498 ep = xhci_epid_to_usbep(xhci, slotid, epid);
f79738b0
HG		 1499 if (ep) {
1500 usb_device_ep_stopped(ep->dev, ep);
1501 }
62c6ae04
HM		 1502 return killed;
1503}
1504
1505static TRBCCode xhci_disable_ep(XHCIState *xhci, unsigned int slotid,
1506 unsigned int epid)
1507{
1508 XHCISlot *slot;
1509 XHCIEPContext *epctx;
b21da4e5 1510 int i;
62c6ae04 1511
c1f6b493 1512 trace_usb_xhci_ep_disable(slotid, epid);
91062ae0 1513 assert(slotid >= 1 && slotid <= xhci->numslots);
62c6ae04
HM		 1514 assert(epid >= 1 && epid <= 31);
1515
62c6ae04
HM		 1516 slot = &xhci->slots[slotid-1];
1517
1518 if (!slot->eps[epid-1]) {
1519 DPRINTF("xhci: slot %d ep %d already disabled\n", slotid, epid);
1520 return CC_SUCCESS;
1521 }
1522
582d6f4a 1523 xhci_ep_nuke_xfers(xhci, slotid, epid, 0);
62c6ae04
HM		 1524
1525 epctx = slot->eps[epid-1];
1526
024426ac
GH		 1527 if (epctx->nr_pstreams) {
1528 xhci_free_streams(epctx);
1529 }
1530
b21da4e5
HG		 1531 for (i = 0; i < ARRAY_SIZE(epctx->transfers); i++) {
1532 usb_packet_cleanup(&epctx->transfers[i].packet);
1533 }
1534
491d68d9
RK		 1535 /* only touch guest RAM if we're not resetting the HC */
1536 if (xhci->dcbaap_low || xhci->dcbaap_high) {
1537 xhci_set_ep_state(xhci, epctx, NULL, EP_DISABLED);
1538 }
62c6ae04 1539
bc72ad67 1540 timer_free(epctx->kick_timer);
62c6ae04
HM		 1541 g_free(epctx);
1542 slot->eps[epid-1] = NULL;
1543
1544 return CC_SUCCESS;
1545}
1546
1547static TRBCCode xhci_stop_ep(XHCIState *xhci, unsigned int slotid,
1548 unsigned int epid)
1549{
1550 XHCISlot *slot;
1551 XHCIEPContext *epctx;
1552
c1f6b493 1553 trace_usb_xhci_ep_stop(slotid, epid);
91062ae0 1554 assert(slotid >= 1 && slotid <= xhci->numslots);
62c6ae04
HM		 1555
1556 if (epid < 1 || epid > 31) {
d6bb65fc 1557 DPRINTF("xhci: bad ep %d\n", epid);
62c6ae04
HM		 1558 return CC_TRB_ERROR;
1559 }
1560
1561 slot = &xhci->slots[slotid-1];
1562
1563 if (!slot->eps[epid-1]) {
1564 DPRINTF("xhci: slot %d ep %d not enabled\n", slotid, epid);
1565 return CC_EP_NOT_ENABLED_ERROR;
1566 }
1567
582d6f4a 1568 if (xhci_ep_nuke_xfers(xhci, slotid, epid, CC_STOPPED) > 0) {
d6bb65fc 1569 DPRINTF("xhci: FIXME: endpoint stopped w/ xfers running, "
62c6ae04
HM		 1570 "data might be lost\n");
1571 }
1572
1573 epctx = slot->eps[epid-1];
1574
024426ac
GH		 1575 xhci_set_ep_state(xhci, epctx, NULL, EP_STOPPED);
1576
1577 if (epctx->nr_pstreams) {
1578 xhci_reset_streams(epctx);
1579 }
62c6ae04
HM		 1580
1581 return CC_SUCCESS;
1582}
1583
1584static TRBCCode xhci_reset_ep(XHCIState *xhci, unsigned int slotid,
1585 unsigned int epid)
1586{
1587 XHCISlot *slot;
1588 XHCIEPContext *epctx;
62c6ae04 1589
c1f6b493 1590 trace_usb_xhci_ep_reset(slotid, epid);
91062ae0 1591 assert(slotid >= 1 && slotid <= xhci->numslots);
62c6ae04 1592
62c6ae04 1593 if (epid < 1 || epid > 31) {
d6bb65fc 1594 DPRINTF("xhci: bad ep %d\n", epid);
62c6ae04
HM		 1595 return CC_TRB_ERROR;
1596 }
1597
1598 slot = &xhci->slots[slotid-1];
1599
1600 if (!slot->eps[epid-1]) {
1601 DPRINTF("xhci: slot %d ep %d not enabled\n", slotid, epid);
1602 return CC_EP_NOT_ENABLED_ERROR;
1603 }
1604
1605 epctx = slot->eps[epid-1];
1606
1607 if (epctx->state != EP_HALTED) {
d6bb65fc 1608 DPRINTF("xhci: reset EP while EP %d not halted (%d)\n",
62c6ae04
HM		 1609 epid, epctx->state);
1610 return CC_CONTEXT_STATE_ERROR;
1611 }
1612
582d6f4a 1613 if (xhci_ep_nuke_xfers(xhci, slotid, epid, 0) > 0) {
d6bb65fc 1614 DPRINTF("xhci: FIXME: endpoint reset w/ xfers running, "
62c6ae04
HM		 1615 "data might be lost\n");
1616 }
1617
75cc1c1f 1618 if (!xhci->slots[slotid-1].uport ||
de9de157
HG		 1619 !xhci->slots[slotid-1].uport->dev ||
1620 !xhci->slots[slotid-1].uport->dev->attached) {
62c6ae04
HM		 1621 return CC_USB_TRANSACTION_ERROR;
1622 }
1623
024426ac
GH		 1624 xhci_set_ep_state(xhci, epctx, NULL, EP_STOPPED);
1625
1626 if (epctx->nr_pstreams) {
1627 xhci_reset_streams(epctx);
1628 }
62c6ae04
HM		 1629
1630 return CC_SUCCESS;
1631}
1632
1633static TRBCCode xhci_set_ep_dequeue(XHCIState *xhci, unsigned int slotid,
024426ac
GH		 1634 unsigned int epid, unsigned int streamid,
1635 uint64_t pdequeue)
62c6ae04
HM		 1636{
1637 XHCISlot *slot;
1638 XHCIEPContext *epctx;
024426ac 1639 XHCIStreamContext *sctx;
59a70ccd 1640 dma_addr_t dequeue;
62c6ae04 1641
91062ae0 1642 assert(slotid >= 1 && slotid <= xhci->numslots);
62c6ae04
HM		 1643
1644 if (epid < 1 || epid > 31) {
d6bb65fc 1645 DPRINTF("xhci: bad ep %d\n", epid);
62c6ae04
HM		 1646 return CC_TRB_ERROR;
1647 }
1648
024426ac 1649 trace_usb_xhci_ep_set_dequeue(slotid, epid, streamid, pdequeue);
62c6ae04
HM		 1650 dequeue = xhci_mask64(pdequeue);
1651
1652 slot = &xhci->slots[slotid-1];
1653
1654 if (!slot->eps[epid-1]) {
1655 DPRINTF("xhci: slot %d ep %d not enabled\n", slotid, epid);
1656 return CC_EP_NOT_ENABLED_ERROR;
1657 }
1658
1659 epctx = slot->eps[epid-1];
1660
62c6ae04 1661 if (epctx->state != EP_STOPPED) {
d6bb65fc 1662 DPRINTF("xhci: set EP dequeue pointer while EP %d not stopped\n", epid);
62c6ae04
HM		 1663 return CC_CONTEXT_STATE_ERROR;
1664 }
1665
024426ac
GH		 1666 if (epctx->nr_pstreams) {
1667 uint32_t err;
1668 sctx = xhci_find_stream(epctx, streamid, &err);
1669 if (sctx == NULL) {
1670 return err;
1671 }
1672 xhci_ring_init(xhci, &sctx->ring, dequeue & ~0xf);
1673 sctx->ring.ccs = dequeue & 1;
1674 } else {
1675 sctx = NULL;
1676 xhci_ring_init(xhci, &epctx->ring, dequeue & ~0xF);
1677 epctx->ring.ccs = dequeue & 1;
1678 }
62c6ae04 1679
024426ac 1680 xhci_set_ep_state(xhci, epctx, sctx, EP_STOPPED);
62c6ae04
HM		 1681
1682 return CC_SUCCESS;
1683}
1684
a6fb2ddb 1685static int xhci_xfer_create_sgl(XHCITransfer *xfer, int in_xfer)
62c6ae04 1686{
62c6ae04 1687 XHCIState *xhci = xfer->xhci;
d5a15814 1688 int i;
62c6ae04 1689
a6fb2ddb 1690 xfer->int_req = false;
9b7d3334 1691 pci_dma_sglist_init(&xfer->sgl, PCI_DEVICE(xhci), xfer->trb_count);
62c6ae04
HM		 1692 for (i = 0; i < xfer->trb_count; i++) {
1693 XHCITRB *trb = &xfer->trbs[i];
59a70ccd 1694 dma_addr_t addr;
62c6ae04
HM		 1695 unsigned int chunk = 0;
1696
a6fb2ddb
HG		 1697 if (trb->control & TRB_TR_IOC) {
1698 xfer->int_req = true;
1699 }
1700
62c6ae04
HM		 1701 switch (TRB_TYPE(*trb)) {
1702 case TR_DATA:
1703 if ((!(trb->control & TRB_TR_DIR)) != (!in_xfer)) {
d6bb65fc 1704 DPRINTF("xhci: data direction mismatch for TR_DATA\n");
d5a15814 1705 goto err;
62c6ae04
HM		 1706 }
1707 /* fallthrough */
1708 case TR_NORMAL:
1709 case TR_ISOCH:
1710 addr = xhci_mask64(trb->parameter);
d5a15814
GH		 1711 chunk = trb->status & 0x1ffff;
1712 if (trb->control & TRB_TR_IDT) {
1713 if (chunk > 8 || in_xfer) {
d6bb65fc 1714 DPRINTF("xhci: invalid immediate data TRB\n");
d5a15814
GH		 1715 goto err;
1716 }
1717 qemu_sglist_add(&xfer->sgl, trb->addr, chunk);
1718 } else {
1719 qemu_sglist_add(&xfer->sgl, addr, chunk);
1720 }
1721 break;
1722 }
1723 }
1724
d5a15814
GH		 1725 return 0;
1726
1727err:
1728 qemu_sglist_destroy(&xfer->sgl);
1729 xhci_die(xhci);
1730 return -1;
1731}
1732
1733static void xhci_xfer_unmap(XHCITransfer *xfer)
1734{
1735 usb_packet_unmap(&xfer->packet, &xfer->sgl);
1736 qemu_sglist_destroy(&xfer->sgl);
1737}
1738
1739static void xhci_xfer_report(XHCITransfer *xfer)
1740{
1741 uint32_t edtla = 0;
1742 unsigned int left;
1743 bool reported = 0;
1744 bool shortpkt = 0;
1745 XHCIEvent event = {ER_TRANSFER, CC_SUCCESS};
1746 XHCIState *xhci = xfer->xhci;
1747 int i;
1748
9b8251c5 1749 left = xfer->packet.actual_length;
d5a15814
GH		 1750
1751 for (i = 0; i < xfer->trb_count; i++) {
1752 XHCITRB *trb = &xfer->trbs[i];
1753 unsigned int chunk = 0;
1754
1755 switch (TRB_TYPE(*trb)) {
1756 case TR_DATA:
1757 case TR_NORMAL:
1758 case TR_ISOCH:
62c6ae04
HM		 1759 chunk = trb->status & 0x1ffff;
1760 if (chunk > left) {
1761 chunk = left;
d5a15814
GH		 1762 if (xfer->status == CC_SUCCESS) {
1763 shortpkt = 1;
62c6ae04
HM		 1764 }
1765 }
1766 left -= chunk;
62c6ae04 1767 edtla += chunk;
62c6ae04
HM		 1768 break;
1769 case TR_STATUS:
1770 reported = 0;
1771 shortpkt = 0;
1772 break;
1773 }
1774
88dbed3f
GH		 1775 if (!reported && ((trb->control & TRB_TR_IOC) ||
1776 (shortpkt && (trb->control & TRB_TR_ISP)) ||
1777 (xfer->status != CC_SUCCESS && left == 0))) {
62c6ae04
HM		 1778 event.slotid = xfer->slotid;
1779 event.epid = xfer->epid;
1780 event.length = (trb->status & 0x1ffff) - chunk;
1781 event.flags = 0;
1782 event.ptr = trb->addr;
1783 if (xfer->status == CC_SUCCESS) {
1784 event.ccode = shortpkt ? CC_SHORT_PACKET : CC_SUCCESS;
1785 } else {
1786 event.ccode = xfer->status;
1787 }
1788 if (TRB_TYPE(*trb) == TR_EVDATA) {
1789 event.ptr = trb->parameter;
1790 event.flags |= TRB_EV_ED;
1791 event.length = edtla & 0xffffff;
1792 DPRINTF("xhci_xfer_data: EDTLA=%d\n", event.length);
1793 edtla = 0;
1794 }
2d1de850 1795 xhci_event(xhci, &event, TRB_INTR(*trb));
62c6ae04 1796 reported = 1;
d5a15814
GH		 1797 if (xfer->status != CC_SUCCESS) {
1798 return;
1799 }
62c6ae04 1800 }
df0f1692
GH		 1801
1802 switch (TRB_TYPE(*trb)) {
1803 case TR_SETUP:
1804 reported = 0;
1805 shortpkt = 0;
1806 break;
1807 }
1808
62c6ae04 1809 }
62c6ae04
HM		 1810}
1811
1812static void xhci_stall_ep(XHCITransfer *xfer)
1813{
1814 XHCIState *xhci = xfer->xhci;
1815 XHCISlot *slot = &xhci->slots[xfer->slotid-1];
1816 XHCIEPContext *epctx = slot->eps[xfer->epid-1];
024426ac
GH		 1817 uint32_t err;
1818 XHCIStreamContext *sctx;
62c6ae04 1819
024426ac
GH		 1820 if (epctx->nr_pstreams) {
1821 sctx = xhci_find_stream(epctx, xfer->streamid, &err);
1822 if (sctx == NULL) {
1823 return;
1824 }
1825 sctx->ring.dequeue = xfer->trbs[0].addr;
1826 sctx->ring.ccs = xfer->trbs[0].ccs;
1827 xhci_set_ep_state(xhci, epctx, sctx, EP_HALTED);
1828 } else {
1829 epctx->ring.dequeue = xfer->trbs[0].addr;
1830 epctx->ring.ccs = xfer->trbs[0].ccs;
1831 xhci_set_ep_state(xhci, epctx, NULL, EP_HALTED);
1832 }
62c6ae04
HM		 1833}
1834
1835static int xhci_submit(XHCIState *xhci, XHCITransfer *xfer,
1836 XHCIEPContext *epctx);
1837
5c08106f
GH		 1838static int xhci_setup_packet(XHCITransfer *xfer)
1839{
1840 XHCIState *xhci = xfer->xhci;
079d0b7f
GH		 1841 USBEndpoint *ep;
1842 int dir;
1843
1844 dir = xfer->in_xfer ? USB_TOKEN_IN : USB_TOKEN_OUT;
5c08106f
GH		 1845
1846 if (xfer->packet.ep) {
1847 ep = xfer->packet.ep;
5c08106f 1848 } else {
518ad5f2
HG		 1849 ep = xhci_epid_to_usbep(xhci, xfer->slotid, xfer->epid);
1850 if (!ep) {
d6bb65fc 1851 DPRINTF("xhci: slot %d has no device\n",
ccaf87a0 1852 xfer->slotid);
5c08106f
GH		 1853 return -1;
1854 }
5c08106f
GH		 1855 }
1856
a6fb2ddb 1857 xhci_xfer_create_sgl(xfer, dir == USB_TOKEN_IN); /* Also sets int_req */
024426ac 1858 usb_packet_setup(&xfer->packet, dir, ep, xfer->streamid,
8550a02d 1859 xfer->trbs[0].addr, false, xfer->int_req);
a6fb2ddb 1860 usb_packet_map(&xfer->packet, &xfer->sgl);
62c6ae04 1861 DPRINTF("xhci: setup packet pid 0x%x addr %d ep %d\n",
518ad5f2 1862 xfer->packet.pid, ep->dev->addr, ep->nr);
62c6ae04
HM		 1863 return 0;
1864}
1865
9a77a0f5 1866static int xhci_complete_packet(XHCITransfer *xfer)
62c6ae04 1867{
9a77a0f5 1868 if (xfer->packet.status == USB_RET_ASYNC) {
97df650b 1869 trace_usb_xhci_xfer_async(xfer);
7c605a23
GH		 1870 xfer->running_async = 1;
1871 xfer->running_retry = 0;
1872 xfer->complete = 0;
7c605a23 1873 return 0;
9a77a0f5 1874 } else if (xfer->packet.status == USB_RET_NAK) {
97df650b 1875 trace_usb_xhci_xfer_nak(xfer);
7c605a23
GH		 1876 xfer->running_async = 0;
1877 xfer->running_retry = 1;
62c6ae04 1878 xfer->complete = 0;
62c6ae04
HM		 1879 return 0;
1880 } else {
7c605a23
GH		 1881 xfer->running_async = 0;
1882 xfer->running_retry = 0;
62c6ae04 1883 xfer->complete = 1;
d5a15814 1884 xhci_xfer_unmap(xfer);
62c6ae04
HM		 1885 }
1886
9a77a0f5
HG		 1887 if (xfer->packet.status == USB_RET_SUCCESS) {
1888 trace_usb_xhci_xfer_success(xfer, xfer->packet.actual_length);
d5a15814
GH		 1889 xfer->status = CC_SUCCESS;
1890 xhci_xfer_report(xfer);
62c6ae04
HM		 1891 return 0;
1892 }
1893
1894 /* error */
9a77a0f5
HG		 1895 trace_usb_xhci_xfer_error(xfer, xfer->packet.status);
1896 switch (xfer->packet.status) {
62c6ae04 1897 case USB_RET_NODEV:
ed60ff02 1898 case USB_RET_IOERROR:
62c6ae04 1899 xfer->status = CC_USB_TRANSACTION_ERROR;
d5a15814 1900 xhci_xfer_report(xfer);
62c6ae04
HM		 1901 xhci_stall_ep(xfer);
1902 break;
1903 case USB_RET_STALL:
1904 xfer->status = CC_STALL_ERROR;
d5a15814 1905 xhci_xfer_report(xfer);
62c6ae04
HM		 1906 xhci_stall_ep(xfer);
1907 break;
4e906d56
GH		 1908 case USB_RET_BABBLE:
1909 xfer->status = CC_BABBLE_DETECTED;
1910 xhci_xfer_report(xfer);
1911 xhci_stall_ep(xfer);
1912 break;
62c6ae04 1913 default:
d6bb65fc 1914 DPRINTF("%s: FIXME: status = %d\n", __func__,
9a77a0f5 1915 xfer->packet.status);
024426ac 1916 FIXME("unhandled USB_RET_*");
62c6ae04
HM		 1917 }
1918 return 0;
1919}
1920
1921static int xhci_fire_ctl_transfer(XHCIState *xhci, XHCITransfer *xfer)
1922{
1923 XHCITRB *trb_setup, *trb_status;
2850ca9e 1924 uint8_t bmRequestType;
62c6ae04 1925
62c6ae04
HM		 1926 trb_setup = &xfer->trbs[0];
1927 trb_status = &xfer->trbs[xfer->trb_count-1];
1928
024426ac 1929 trace_usb_xhci_xfer_start(xfer, xfer->slotid, xfer->epid, xfer->streamid);
97df650b 1930
62c6ae04
HM		 1931 /* at most one Event Data TRB allowed after STATUS */
1932 if (TRB_TYPE(*trb_status) == TR_EVDATA && xfer->trb_count > 2) {
1933 trb_status--;
1934 }
1935
1936 /* do some sanity checks */
1937 if (TRB_TYPE(*trb_setup) != TR_SETUP) {
d6bb65fc 1938 DPRINTF("xhci: ep0 first TD not SETUP: %d\n",
62c6ae04
HM		 1939 TRB_TYPE(*trb_setup));
1940 return -1;
1941 }
1942 if (TRB_TYPE(*trb_status) != TR_STATUS) {
d6bb65fc 1943 DPRINTF("xhci: ep0 last TD not STATUS: %d\n",
62c6ae04
HM		 1944 TRB_TYPE(*trb_status));
1945 return -1;
1946 }
1947 if (!(trb_setup->control & TRB_TR_IDT)) {
d6bb65fc 1948 DPRINTF("xhci: Setup TRB doesn't have IDT set\n");
62c6ae04
HM		 1949 return -1;
1950 }
1951 if ((trb_setup->status & 0x1ffff) != 8) {
d6bb65fc 1952 DPRINTF("xhci: Setup TRB has bad length (%d)\n",
62c6ae04
HM		 1953 (trb_setup->status & 0x1ffff));
1954 return -1;
1955 }
1956
1957 bmRequestType = trb_setup->parameter;
62c6ae04 1958
62c6ae04
HM		 1959 xfer->in_xfer = bmRequestType & USB_DIR_IN;
1960 xfer->iso_xfer = false;
4d7a81c0 1961 xfer->timed_xfer = false;
62c6ae04 1962
5c08106f
GH		 1963 if (xhci_setup_packet(xfer) < 0) {
1964 return -1;
1965 }
2850ca9e 1966 xfer->packet.parameter = trb_setup->parameter;
2850ca9e 1967
9a77a0f5 1968 usb_handle_packet(xfer->packet.ep->dev, &xfer->packet);
62c6ae04 1969
9a77a0f5 1970 xhci_complete_packet(xfer);
7c605a23 1971 if (!xfer->running_async && !xfer->running_retry) {
024426ac 1972 xhci_kick_ep(xhci, xfer->slotid, xfer->epid, 0);
62c6ae04
HM		 1973 }
1974 return 0;
1975}
1976
4d7a81c0
GH		 1977static void xhci_calc_intr_kick(XHCIState *xhci, XHCITransfer *xfer,
1978 XHCIEPContext *epctx, uint64_t mfindex)
1979{
1980 uint64_t asap = ((mfindex + epctx->interval - 1) &
1981 ~(epctx->interval-1));
1982 uint64_t kick = epctx->mfindex_last + epctx->interval;
1983
1984 assert(epctx->interval != 0);
1985 xfer->mfindex_kick = MAX(asap, kick);
1986}
1987
3d139684
GH		 1988static void xhci_calc_iso_kick(XHCIState *xhci, XHCITransfer *xfer,
1989 XHCIEPContext *epctx, uint64_t mfindex)
1990{
1991 if (xfer->trbs[0].control & TRB_TR_SIA) {
1992 uint64_t asap = ((mfindex + epctx->interval - 1) &
1993 ~(epctx->interval-1));
1994 if (asap >= epctx->mfindex_last &&
1995 asap <= epctx->mfindex_last + epctx->interval * 4) {
1996 xfer->mfindex_kick = epctx->mfindex_last + epctx->interval;
1997 } else {
1998 xfer->mfindex_kick = asap;
1999 }
2000 } else {
786ad214
GH		 2001 xfer->mfindex_kick = ((xfer->trbs[0].control >> TRB_TR_FRAMEID_SHIFT)
2002 & TRB_TR_FRAMEID_MASK) << 3;
3d139684 2003 xfer->mfindex_kick |= mfindex & ~0x3fff;
cc03ff9d 2004 if (xfer->mfindex_kick + 0x100 < mfindex) {
3d139684
GH		 2005 xfer->mfindex_kick += 0x4000;
2006 }
2007 }
2008}
2009
4d7a81c0
GH		 2010static void xhci_check_intr_iso_kick(XHCIState *xhci, XHCITransfer *xfer,
2011 XHCIEPContext *epctx, uint64_t mfindex)
3d139684
GH		 2012{
2013 if (xfer->mfindex_kick > mfindex) {
bc72ad67 2014 timer_mod(epctx->kick_timer, qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) +
3d139684
GH		 2015 (xfer->mfindex_kick - mfindex) * 125000);
2016 xfer->running_retry = 1;
2017 } else {
2018 epctx->mfindex_last = xfer->mfindex_kick;
bc72ad67 2019 timer_del(epctx->kick_timer);
3d139684
GH		 2020 xfer->running_retry = 0;
2021 }
2022}
2023
2024
62c6ae04
HM		 2025static int xhci_submit(XHCIState *xhci, XHCITransfer *xfer, XHCIEPContext *epctx)
2026{
3d139684 2027 uint64_t mfindex;
62c6ae04
HM		 2028
2029 DPRINTF("xhci_submit(slotid=%d,epid=%d)\n", xfer->slotid, xfer->epid);
62c6ae04
HM		 2030
2031 xfer->in_xfer = epctx->type>>2;
62c6ae04 2032
62c6ae04
HM		 2033 switch(epctx->type) {
2034 case ET_INTR_OUT:
2035 case ET_INTR_IN:
4d7a81c0
GH		 2036 xfer->pkts = 0;
2037 xfer->iso_xfer = false;
2038 xfer->timed_xfer = true;
2039 mfindex = xhci_mfindex_get(xhci);
2040 xhci_calc_intr_kick(xhci, xfer, epctx, mfindex);
2041 xhci_check_intr_iso_kick(xhci, xfer, epctx, mfindex);
2042 if (xfer->running_retry) {
2043 return -1;
2044 }
2045 break;
62c6ae04
HM		 2046 case ET_BULK_OUT:
2047 case ET_BULK_IN:
3d139684
GH		 2048 xfer->pkts = 0;
2049 xfer->iso_xfer = false;
4d7a81c0 2050 xfer->timed_xfer = false;
62c6ae04
HM		 2051 break;
2052 case ET_ISO_OUT:
2053 case ET_ISO_IN:
3d139684
GH		 2054 xfer->pkts = 1;
2055 xfer->iso_xfer = true;
4d7a81c0 2056 xfer->timed_xfer = true;
3d139684
GH		 2057 mfindex = xhci_mfindex_get(xhci);
2058 xhci_calc_iso_kick(xhci, xfer, epctx, mfindex);
4d7a81c0 2059 xhci_check_intr_iso_kick(xhci, xfer, epctx, mfindex);
3d139684
GH		 2060 if (xfer->running_retry) {
2061 return -1;
2062 }
62c6ae04
HM		 2063 break;
2064 default:
4f9cc734 2065 trace_usb_xhci_unimplemented("endpoint type", epctx->type);
62c6ae04
HM		 2066 return -1;
2067 }
2068
5c08106f
GH		 2069 if (xhci_setup_packet(xfer) < 0) {
2070 return -1;
2071 }
9a77a0f5 2072 usb_handle_packet(xfer->packet.ep->dev, &xfer->packet);
62c6ae04 2073
9a77a0f5 2074 xhci_complete_packet(xfer);
7c605a23 2075 if (!xfer->running_async && !xfer->running_retry) {
024426ac 2076 xhci_kick_ep(xhci, xfer->slotid, xfer->epid, xfer->streamid);
62c6ae04
HM		 2077 }
2078 return 0;
2079}
2080
2081static int xhci_fire_transfer(XHCIState *xhci, XHCITransfer *xfer, XHCIEPContext *epctx)
2082{
024426ac 2083 trace_usb_xhci_xfer_start(xfer, xfer->slotid, xfer->epid, xfer->streamid);
331e9406 2084 return xhci_submit(xhci, xfer, epctx);
62c6ae04
HM		 2085}
2086
024426ac
GH		 2087static void xhci_kick_ep(XHCIState *xhci, unsigned int slotid,
2088 unsigned int epid, unsigned int streamid)
62c6ae04 2089{
024426ac 2090 XHCIStreamContext *stctx;
62c6ae04 2091 XHCIEPContext *epctx;
024426ac 2092 XHCIRing *ring;
36dfe324 2093 USBEndpoint *ep = NULL;
3d139684 2094 uint64_t mfindex;
62c6ae04
HM		 2095 int length;
2096 int i;
2097
024426ac 2098 trace_usb_xhci_ep_kick(slotid, epid, streamid);
91062ae0 2099 assert(slotid >= 1 && slotid <= xhci->numslots);
62c6ae04 2100 assert(epid >= 1 && epid <= 31);
62c6ae04
HM		 2101
2102 if (!xhci->slots[slotid-1].enabled) {
d6bb65fc 2103 DPRINTF("xhci: xhci_kick_ep for disabled slot %d\n", slotid);
62c6ae04
HM		 2104 return;
2105 }
2106 epctx = xhci->slots[slotid-1].eps[epid-1];
2107 if (!epctx) {
d6bb65fc 2108 DPRINTF("xhci: xhci_kick_ep for disabled endpoint %d,%d\n",
62c6ae04
HM		 2109 epid, slotid);
2110 return;
2111 }
2112
de9de157
HG		 2113 /* If the device has been detached, but the guest has not noticed this
2114 yet the 2 above checks will succeed, but we must NOT continue */
2115 if (!xhci->slots[slotid - 1].uport ||
2116 !xhci->slots[slotid - 1].uport->dev ||
2117 !xhci->slots[slotid - 1].uport->dev->attached) {
2118 return;
2119 }
2120
7c605a23 2121 if (epctx->retry) {
7c605a23 2122 XHCITransfer *xfer = epctx->retry;
7c605a23 2123
97df650b 2124 trace_usb_xhci_xfer_retry(xfer);
7c605a23 2125 assert(xfer->running_retry);
4d7a81c0
GH		 2126 if (xfer->timed_xfer) {
2127 /* time to kick the transfer? */
3d139684 2128 mfindex = xhci_mfindex_get(xhci);
4d7a81c0 2129 xhci_check_intr_iso_kick(xhci, xfer, epctx, mfindex);
3d139684
GH		 2130 if (xfer->running_retry) {
2131 return;
2132 }
4d7a81c0
GH		 2133 xfer->timed_xfer = 0;
2134 xfer->running_retry = 1;
2135 }
2136 if (xfer->iso_xfer) {
2137 /* retry iso transfer */
3d139684
GH		 2138 if (xhci_setup_packet(xfer) < 0) {
2139 return;
2140 }
9a77a0f5
HG		 2141 usb_handle_packet(xfer->packet.ep->dev, &xfer->packet);
2142 assert(xfer->packet.status != USB_RET_NAK);
2143 xhci_complete_packet(xfer);
3d139684
GH		 2144 } else {
2145 /* retry nak'ed transfer */
2146 if (xhci_setup_packet(xfer) < 0) {
2147 return;
2148 }
9a77a0f5
HG		 2149 usb_handle_packet(xfer->packet.ep->dev, &xfer->packet);
2150 if (xfer->packet.status == USB_RET_NAK) {
3d139684
GH		 2151 return;
2152 }
9a77a0f5 2153 xhci_complete_packet(xfer);
7c605a23 2154 }
7c605a23
GH		 2155 assert(!xfer->running_retry);
2156 epctx->retry = NULL;
2157 }
2158
62c6ae04
HM		 2159 if (epctx->state == EP_HALTED) {
2160 DPRINTF("xhci: ep halted, not running schedule\n");
2161 return;
2162 }
2163
024426ac
GH		 2164
2165 if (epctx->nr_pstreams) {
2166 uint32_t err;
2167 stctx = xhci_find_stream(epctx, streamid, &err);
2168 if (stctx == NULL) {
2169 return;
2170 }
2171 ring = &stctx->ring;
2172 xhci_set_ep_state(xhci, epctx, stctx, EP_RUNNING);
2173 } else {
2174 ring = &epctx->ring;
2175 streamid = 0;
2176 xhci_set_ep_state(xhci, epctx, NULL, EP_RUNNING);
2177 }
7d04c2b7 2178 assert(ring->dequeue != 0);
62c6ae04
HM		 2179
2180 while (1) {
2181 XHCITransfer *xfer = &epctx->transfers[epctx->next_xfer];
331e9406 2182 if (xfer->running_async || xfer->running_retry) {
62c6ae04
HM		 2183 break;
2184 }
024426ac 2185 length = xhci_ring_chain_length(xhci, ring);
62c6ae04 2186 if (length < 0) {
62c6ae04
HM		 2187 break;
2188 } else if (length == 0) {
2189 break;
2190 }
62c6ae04
HM		 2191 if (xfer->trbs && xfer->trb_alloced < length) {
2192 xfer->trb_count = 0;
2193 xfer->trb_alloced = 0;
2194 g_free(xfer->trbs);
2195 xfer->trbs = NULL;
2196 }
2197 if (!xfer->trbs) {
98f34339 2198 xfer->trbs = g_new(XHCITRB, length);
62c6ae04
HM		 2199 xfer->trb_alloced = length;
2200 }
2201 xfer->trb_count = length;
2202
2203 for (i = 0; i < length; i++) {
f81bb347
AK		 2204 TRBType type;
2205 type = xhci_ring_fetch(xhci, ring, &xfer->trbs[i], NULL);
2206 assert(type);
62c6ae04 2207 }
024426ac 2208 xfer->streamid = streamid;
62c6ae04
HM		 2209
2210 if (epid == 1) {
2211 if (xhci_fire_ctl_transfer(xhci, xfer) >= 0) {
2212 epctx->next_xfer = (epctx->next_xfer + 1) % TD_QUEUE;
2213 } else {
d6bb65fc 2214 DPRINTF("xhci: error firing CTL transfer\n");
62c6ae04
HM		 2215 }
2216 } else {
2217 if (xhci_fire_transfer(xhci, xfer, epctx) >= 0) {
2218 epctx->next_xfer = (epctx->next_xfer + 1) % TD_QUEUE;
2219 } else {
4d7a81c0 2220 if (!xfer->timed_xfer) {
d6bb65fc 2221 DPRINTF("xhci: error firing data transfer\n");
3d139684 2222 }
62c6ae04
HM		 2223 }
2224 }
2225
3c4866e0 2226 if (epctx->state == EP_HALTED) {
3c4866e0
GH		 2227 break;
2228 }
7c605a23
GH		 2229 if (xfer->running_retry) {
2230 DPRINTF("xhci: xfer nacked, stopping schedule\n");
2231 epctx->retry = xfer;
2232 break;
2233 }
62c6ae04 2234 }
518ad5f2
HG		 2235
2236 ep = xhci_epid_to_usbep(xhci, slotid, epid);
36dfe324
HG		 2237 if (ep) {
2238 usb_device_flush_ep_queue(ep->dev, ep);
2239 }
62c6ae04
HM		 2240}
2241
2242static TRBCCode xhci_enable_slot(XHCIState *xhci, unsigned int slotid)
2243{
348f1037 2244 trace_usb_xhci_slot_enable(slotid);
91062ae0 2245 assert(slotid >= 1 && slotid <= xhci->numslots);
62c6ae04 2246 xhci->slots[slotid-1].enabled = 1;
ccaf87a0 2247 xhci->slots[slotid-1].uport = NULL;
62c6ae04
HM		 2248 memset(xhci->slots[slotid-1].eps, 0, sizeof(XHCIEPContext*)*31);
2249
2250 return CC_SUCCESS;
2251}
2252
2253static TRBCCode xhci_disable_slot(XHCIState *xhci, unsigned int slotid)
2254{
2255 int i;
2256
348f1037 2257 trace_usb_xhci_slot_disable(slotid);
91062ae0 2258 assert(slotid >= 1 && slotid <= xhci->numslots);
62c6ae04
HM		 2259
2260 for (i = 1; i <= 31; i++) {
2261 if (xhci->slots[slotid-1].eps[i-1]) {
2262 xhci_disable_ep(xhci, slotid, i);
2263 }
2264 }
2265
2266 xhci->slots[slotid-1].enabled = 0;
4034e693 2267 xhci->slots[slotid-1].addressed = 0;
5c67dd7b 2268 xhci->slots[slotid-1].uport = NULL;
62c6ae04
HM		 2269 return CC_SUCCESS;
2270}
2271
ccaf87a0
GH		 2272static USBPort *xhci_lookup_uport(XHCIState *xhci, uint32_t *slot_ctx)
2273{
2274 USBPort *uport;
2275 char path[32];
2276 int i, pos, port;
2277
2278 port = (slot_ctx[1]>>16) & 0xFF;
f2ad97ff
GH		 2279 if (port < 1 || port > xhci->numports) {
2280 return NULL;
2281 }
ccaf87a0
GH		 2282 port = xhci->ports[port-1].uport->index+1;
2283 pos = snprintf(path, sizeof(path), "%d", port);
2284 for (i = 0; i < 5; i++) {
2285 port = (slot_ctx[0] >> 4*i) & 0x0f;
2286 if (!port) {
2287 break;
2288 }
2289 pos += snprintf(path + pos, sizeof(path) - pos, ".%d", port);
2290 }
2291
2292 QTAILQ_FOREACH(uport, &xhci->bus.used, next) {
2293 if (strcmp(uport->path, path) == 0) {
2294 return uport;
2295 }
2296 }
2297 return NULL;
2298}
2299
62c6ae04
HM		 2300static TRBCCode xhci_address_slot(XHCIState *xhci, unsigned int slotid,
2301 uint64_t pictx, bool bsr)
2302{
2303 XHCISlot *slot;
ccaf87a0 2304 USBPort *uport;
62c6ae04 2305 USBDevice *dev;
59a70ccd 2306 dma_addr_t ictx, octx, dcbaap;
62c6ae04
HM		 2307 uint64_t poctx;
2308 uint32_t ictl_ctx[2];
2309 uint32_t slot_ctx[4];
2310 uint32_t ep0_ctx[5];
62c6ae04
HM		 2311 int i;
2312 TRBCCode res;
2313
91062ae0 2314 assert(slotid >= 1 && slotid <= xhci->numslots);
62c6ae04
HM		 2315
2316 dcbaap = xhci_addr64(xhci->dcbaap_low, xhci->dcbaap_high);
9b7d3334 2317 poctx = ldq_le_pci_dma(PCI_DEVICE(xhci), dcbaap + 8 * slotid);
62c6ae04 2318 ictx = xhci_mask64(pictx);
616b5d53 2319 octx = xhci_mask64(poctx);
62c6ae04 2320
59a70ccd
DG		 2321 DPRINTF("xhci: input context at "DMA_ADDR_FMT"\n", ictx);
2322 DPRINTF("xhci: output context at "DMA_ADDR_FMT"\n", octx);
62c6ae04 2323
616b5d53 2324 xhci_dma_read_u32s(xhci, ictx, ictl_ctx, sizeof(ictl_ctx));
62c6ae04
HM		 2325
2326 if (ictl_ctx[0] != 0x0 || ictl_ctx[1] != 0x3) {
d6bb65fc 2327 DPRINTF("xhci: invalid input context control %08x %08x\n",
62c6ae04
HM		 2328 ictl_ctx[0], ictl_ctx[1]);
2329 return CC_TRB_ERROR;
2330 }
2331
616b5d53
DG		 2332 xhci_dma_read_u32s(xhci, ictx+32, slot_ctx, sizeof(slot_ctx));
2333 xhci_dma_read_u32s(xhci, ictx+64, ep0_ctx, sizeof(ep0_ctx));
62c6ae04
HM		 2334
2335 DPRINTF("xhci: input slot context: %08x %08x %08x %08x\n",
2336 slot_ctx[0], slot_ctx[1], slot_ctx[2], slot_ctx[3]);
2337
2338 DPRINTF("xhci: input ep0 context: %08x %08x %08x %08x %08x\n",
2339 ep0_ctx[0], ep0_ctx[1], ep0_ctx[2], ep0_ctx[3], ep0_ctx[4]);
2340
ccaf87a0
GH		 2341 uport = xhci_lookup_uport(xhci, slot_ctx);
2342 if (uport == NULL) {
d6bb65fc 2343 DPRINTF("xhci: port not found\n");
62c6ae04 2344 return CC_TRB_ERROR;
ccaf87a0 2345 }
65d81ed4 2346 trace_usb_xhci_slot_address(slotid, uport->path);
ccaf87a0
GH		 2347
2348 dev = uport->dev;
de9de157 2349 if (!dev || !dev->attached) {
d6bb65fc 2350 DPRINTF("xhci: port %s not connected\n", uport->path);
62c6ae04
HM		 2351 return CC_USB_TRANSACTION_ERROR;
2352 }
2353
91062ae0 2354 for (i = 0; i < xhci->numslots; i++) {
0bc85da6
GH		 2355 if (i == slotid-1) {
2356 continue;
2357 }
ccaf87a0 2358 if (xhci->slots[i].uport == uport) {
d6bb65fc 2359 DPRINTF("xhci: port %s already assigned to slot %d\n",
ccaf87a0 2360 uport->path, i+1);
62c6ae04
HM		 2361 return CC_TRB_ERROR;
2362 }
2363 }
2364
2365 slot = &xhci->slots[slotid-1];
ccaf87a0 2366 slot->uport = uport;
62c6ae04
HM		 2367 slot->ctx = octx;
2368
a4055d85
ZS		 2369 /* Make sure device is in USB_STATE_DEFAULT state */
2370 usb_device_reset(dev);
62c6ae04
HM		 2371 if (bsr) {
2372 slot_ctx[3] = SLOT_DEFAULT << SLOT_STATE_SHIFT;
2373 } else {
a820b575 2374 USBPacket p;
a6718874
GH		 2375 uint8_t buf[1];
2376
af203be3 2377 slot_ctx[3] = (SLOT_ADDRESSED << SLOT_STATE_SHIFT) | slotid;
a6718874
GH		 2378 memset(&p, 0, sizeof(p));
2379 usb_packet_addbuf(&p, buf, sizeof(buf));
a820b575 2380 usb_packet_setup(&p, USB_TOKEN_OUT,
8550a02d 2381 usb_ep_get(dev, USB_TOKEN_OUT, 0), 0,
a820b575
GH		 2382 0, false, false);
2383 usb_device_handle_control(dev, &p,
62c6ae04 2384 DeviceOutRequest | USB_REQ_SET_ADDRESS,
af203be3 2385 slotid, 0, 0, NULL);
a820b575 2386 assert(p.status != USB_RET_ASYNC);
62c6ae04
HM		 2387 }
2388
2389 res = xhci_enable_ep(xhci, slotid, 1, octx+32, ep0_ctx);
2390
2391 DPRINTF("xhci: output slot context: %08x %08x %08x %08x\n",
2392 slot_ctx[0], slot_ctx[1], slot_ctx[2], slot_ctx[3]);
2393 DPRINTF("xhci: output ep0 context: %08x %08x %08x %08x %08x\n",
2394 ep0_ctx[0], ep0_ctx[1], ep0_ctx[2], ep0_ctx[3], ep0_ctx[4]);
2395
616b5d53
DG		 2396 xhci_dma_write_u32s(xhci, octx, slot_ctx, sizeof(slot_ctx));
2397 xhci_dma_write_u32s(xhci, octx+32, ep0_ctx, sizeof(ep0_ctx));
62c6ae04 2398
4034e693 2399 xhci->slots[slotid-1].addressed = 1;
62c6ae04
HM		 2400 return res;
2401}
2402
2403
2404static TRBCCode xhci_configure_slot(XHCIState *xhci, unsigned int slotid,
2405 uint64_t pictx, bool dc)
2406{
59a70ccd 2407 dma_addr_t ictx, octx;
62c6ae04
HM		 2408 uint32_t ictl_ctx[2];
2409 uint32_t slot_ctx[4];
2410 uint32_t islot_ctx[4];
2411 uint32_t ep_ctx[5];
2412 int i;
2413 TRBCCode res;
2414
348f1037 2415 trace_usb_xhci_slot_configure(slotid);
91062ae0 2416 assert(slotid >= 1 && slotid <= xhci->numslots);
62c6ae04
HM		 2417
2418 ictx = xhci_mask64(pictx);
2419 octx = xhci->slots[slotid-1].ctx;
2420
59a70ccd
DG		 2421 DPRINTF("xhci: input context at "DMA_ADDR_FMT"\n", ictx);
2422 DPRINTF("xhci: output context at "DMA_ADDR_FMT"\n", octx);
62c6ae04
HM		 2423
2424 if (dc) {
2425 for (i = 2; i <= 31; i++) {
2426 if (xhci->slots[slotid-1].eps[i-1]) {
2427 xhci_disable_ep(xhci, slotid, i);
2428 }
2429 }
2430
616b5d53 2431 xhci_dma_read_u32s(xhci, octx, slot_ctx, sizeof(slot_ctx));
62c6ae04
HM		 2432 slot_ctx[3] &= ~(SLOT_STATE_MASK << SLOT_STATE_SHIFT);
2433 slot_ctx[3] |= SLOT_ADDRESSED << SLOT_STATE_SHIFT;
2434 DPRINTF("xhci: output slot context: %08x %08x %08x %08x\n",
2435 slot_ctx[0], slot_ctx[1], slot_ctx[2], slot_ctx[3]);
616b5d53 2436 xhci_dma_write_u32s(xhci, octx, slot_ctx, sizeof(slot_ctx));
62c6ae04
HM		 2437
2438 return CC_SUCCESS;
2439 }
2440
616b5d53 2441 xhci_dma_read_u32s(xhci, ictx, ictl_ctx, sizeof(ictl_ctx));
62c6ae04
HM		 2442
2443 if ((ictl_ctx[0] & 0x3) != 0x0 || (ictl_ctx[1] & 0x3) != 0x1) {
d6bb65fc 2444 DPRINTF("xhci: invalid input context control %08x %08x\n",
62c6ae04
HM		 2445 ictl_ctx[0], ictl_ctx[1]);
2446 return CC_TRB_ERROR;
2447 }
2448
616b5d53
DG		 2449 xhci_dma_read_u32s(xhci, ictx+32, islot_ctx, sizeof(islot_ctx));
2450 xhci_dma_read_u32s(xhci, octx, slot_ctx, sizeof(slot_ctx));
62c6ae04
HM		 2451
2452 if (SLOT_STATE(slot_ctx[3]) < SLOT_ADDRESSED) {
d6bb65fc 2453 DPRINTF("xhci: invalid slot state %08x\n", slot_ctx[3]);
62c6ae04
HM		 2454 return CC_CONTEXT_STATE_ERROR;
2455 }
2456
72391da5
HG		 2457 xhci_free_device_streams(xhci, slotid, ictl_ctx[0] | ictl_ctx[1]);
2458
62c6ae04
HM		 2459 for (i = 2; i <= 31; i++) {
2460 if (ictl_ctx[0] & (1<<i)) {
2461 xhci_disable_ep(xhci, slotid, i);
2462 }
2463 if (ictl_ctx[1] & (1<<i)) {
616b5d53 2464 xhci_dma_read_u32s(xhci, ictx+32+(32*i), ep_ctx, sizeof(ep_ctx));
62c6ae04
HM		 2465 DPRINTF("xhci: input ep%d.%d context: %08x %08x %08x %08x %08x\n",
2466 i/2, i%2, ep_ctx[0], ep_ctx[1], ep_ctx[2],
2467 ep_ctx[3], ep_ctx[4]);
2468 xhci_disable_ep(xhci, slotid, i);
2469 res = xhci_enable_ep(xhci, slotid, i, octx+(32*i), ep_ctx);
2470 if (res != CC_SUCCESS) {
2471 return res;
2472 }
2473 DPRINTF("xhci: output ep%d.%d context: %08x %08x %08x %08x %08x\n",
2474 i/2, i%2, ep_ctx[0], ep_ctx[1], ep_ctx[2],
2475 ep_ctx[3], ep_ctx[4]);
616b5d53 2476 xhci_dma_write_u32s(xhci, octx+(32*i), ep_ctx, sizeof(ep_ctx));
62c6ae04
HM		 2477 }
2478 }
2479
72391da5
HG		 2480 res = xhci_alloc_device_streams(xhci, slotid, ictl_ctx[1]);
2481 if (res != CC_SUCCESS) {
2482 for (i = 2; i <= 31; i++) {
3d80365b 2483 if (ictl_ctx[1] & (1u << i)) {
72391da5
HG		 2484 xhci_disable_ep(xhci, slotid, i);
2485 }
2486 }
2487 return res;
2488 }
2489
62c6ae04
HM		 2490 slot_ctx[3] &= ~(SLOT_STATE_MASK << SLOT_STATE_SHIFT);
2491 slot_ctx[3] |= SLOT_CONFIGURED << SLOT_STATE_SHIFT;
2492 slot_ctx[0] &= ~(SLOT_CONTEXT_ENTRIES_MASK << SLOT_CONTEXT_ENTRIES_SHIFT);
2493 slot_ctx[0] |= islot_ctx[0] & (SLOT_CONTEXT_ENTRIES_MASK <<
2494 SLOT_CONTEXT_ENTRIES_SHIFT);
2495 DPRINTF("xhci: output slot context: %08x %08x %08x %08x\n",
2496 slot_ctx[0], slot_ctx[1], slot_ctx[2], slot_ctx[3]);
2497
616b5d53 2498 xhci_dma_write_u32s(xhci, octx, slot_ctx, sizeof(slot_ctx));
62c6ae04
HM		 2499
2500 return CC_SUCCESS;
2501}
2502
2503
2504static TRBCCode xhci_evaluate_slot(XHCIState *xhci, unsigned int slotid,
2505 uint64_t pictx)
2506{
59a70ccd 2507 dma_addr_t ictx, octx;
62c6ae04
HM		 2508 uint32_t ictl_ctx[2];
2509 uint32_t iep0_ctx[5];
2510 uint32_t ep0_ctx[5];
2511 uint32_t islot_ctx[4];
2512 uint32_t slot_ctx[4];
2513
348f1037 2514 trace_usb_xhci_slot_evaluate(slotid);
91062ae0 2515 assert(slotid >= 1 && slotid <= xhci->numslots);
62c6ae04
HM		 2516
2517 ictx = xhci_mask64(pictx);
2518 octx = xhci->slots[slotid-1].ctx;
2519
59a70ccd
DG		 2520 DPRINTF("xhci: input context at "DMA_ADDR_FMT"\n", ictx);
2521 DPRINTF("xhci: output context at "DMA_ADDR_FMT"\n", octx);
62c6ae04 2522
616b5d53 2523 xhci_dma_read_u32s(xhci, ictx, ictl_ctx, sizeof(ictl_ctx));
62c6ae04
HM		 2524
2525 if (ictl_ctx[0] != 0x0 || ictl_ctx[1] & ~0x3) {
d6bb65fc 2526 DPRINTF("xhci: invalid input context control %08x %08x\n",
62c6ae04
HM		 2527 ictl_ctx[0], ictl_ctx[1]);
2528 return CC_TRB_ERROR;
2529 }
2530
2531 if (ictl_ctx[1] & 0x1) {
616b5d53 2532 xhci_dma_read_u32s(xhci, ictx+32, islot_ctx, sizeof(islot_ctx));
62c6ae04
HM		 2533
2534 DPRINTF("xhci: input slot context: %08x %08x %08x %08x\n",
2535 islot_ctx[0], islot_ctx[1], islot_ctx[2], islot_ctx[3]);
2536
616b5d53 2537 xhci_dma_read_u32s(xhci, octx, slot_ctx, sizeof(slot_ctx));
62c6ae04
HM		 2538
2539 slot_ctx[1] &= ~0xFFFF; /* max exit latency */
2540 slot_ctx[1] |= islot_ctx[1] & 0xFFFF;
2541 slot_ctx[2] &= ~0xFF00000; /* interrupter target */
2542 slot_ctx[2] |= islot_ctx[2] & 0xFF000000;
2543
2544 DPRINTF("xhci: output slot context: %08x %08x %08x %08x\n",
2545 slot_ctx[0], slot_ctx[1], slot_ctx[2], slot_ctx[3]);
2546
616b5d53 2547 xhci_dma_write_u32s(xhci, octx, slot_ctx, sizeof(slot_ctx));
62c6ae04
HM		 2548 }
2549
2550 if (ictl_ctx[1] & 0x2) {
616b5d53 2551 xhci_dma_read_u32s(xhci, ictx+64, iep0_ctx, sizeof(iep0_ctx));
62c6ae04
HM		 2552
2553 DPRINTF("xhci: input ep0 context: %08x %08x %08x %08x %08x\n",
2554 iep0_ctx[0], iep0_ctx[1], iep0_ctx[2],
2555 iep0_ctx[3], iep0_ctx[4]);
2556
616b5d53 2557 xhci_dma_read_u32s(xhci, octx+32, ep0_ctx, sizeof(ep0_ctx));
62c6ae04
HM		 2558
2559 ep0_ctx[1] &= ~0xFFFF0000; /* max packet size*/
2560 ep0_ctx[1] |= iep0_ctx[1] & 0xFFFF0000;
2561
2562 DPRINTF("xhci: output ep0 context: %08x %08x %08x %08x %08x\n",
2563 ep0_ctx[0], ep0_ctx[1], ep0_ctx[2], ep0_ctx[3], ep0_ctx[4]);
2564
616b5d53 2565 xhci_dma_write_u32s(xhci, octx+32, ep0_ctx, sizeof(ep0_ctx));
62c6ae04
HM		 2566 }
2567
2568 return CC_SUCCESS;
2569}
2570
2571static TRBCCode xhci_reset_slot(XHCIState *xhci, unsigned int slotid)
2572{
2573 uint32_t slot_ctx[4];
59a70ccd 2574 dma_addr_t octx;
62c6ae04
HM		 2575 int i;
2576
348f1037 2577 trace_usb_xhci_slot_reset(slotid);
91062ae0 2578 assert(slotid >= 1 && slotid <= xhci->numslots);
62c6ae04
HM		 2579
2580 octx = xhci->slots[slotid-1].ctx;
2581
59a70ccd 2582 DPRINTF("xhci: output context at "DMA_ADDR_FMT"\n", octx);
62c6ae04
HM		 2583
2584 for (i = 2; i <= 31; i++) {
2585 if (xhci->slots[slotid-1].eps[i-1]) {
2586 xhci_disable_ep(xhci, slotid, i);
2587 }
2588 }
2589
616b5d53 2590 xhci_dma_read_u32s(xhci, octx, slot_ctx, sizeof(slot_ctx));
62c6ae04
HM		 2591 slot_ctx[3] &= ~(SLOT_STATE_MASK << SLOT_STATE_SHIFT);
2592 slot_ctx[3] |= SLOT_DEFAULT << SLOT_STATE_SHIFT;
2593 DPRINTF("xhci: output slot context: %08x %08x %08x %08x\n",
2594 slot_ctx[0], slot_ctx[1], slot_ctx[2], slot_ctx[3]);
616b5d53 2595 xhci_dma_write_u32s(xhci, octx, slot_ctx, sizeof(slot_ctx));
62c6ae04
HM		 2596
2597 return CC_SUCCESS;
2598}
2599
2600static unsigned int xhci_get_slot(XHCIState *xhci, XHCIEvent *event, XHCITRB *trb)
2601{
2602 unsigned int slotid;
2603 slotid = (trb->control >> TRB_CR_SLOTID_SHIFT) & TRB_CR_SLOTID_MASK;
91062ae0 2604 if (slotid < 1 || slotid > xhci->numslots) {
d6bb65fc 2605 DPRINTF("xhci: bad slot id %d\n", slotid);
62c6ae04
HM		 2606 event->ccode = CC_TRB_ERROR;
2607 return 0;
2608 } else if (!xhci->slots[slotid-1].enabled) {
d6bb65fc 2609 DPRINTF("xhci: slot id %d not enabled\n", slotid);
62c6ae04
HM		 2610 event->ccode = CC_SLOT_NOT_ENABLED_ERROR;
2611 return 0;
2612 }
2613 return slotid;
2614}
2615
81251841
GH		 2616/* cleanup slot state on usb device detach */
2617static void xhci_detach_slot(XHCIState *xhci, USBPort *uport)
2618{
0cb41e2c 2619 int slot, ep;
81251841
GH		 2620
2621 for (slot = 0; slot < xhci->numslots; slot++) {
2622 if (xhci->slots[slot].uport == uport) {
2623 break;
2624 }
2625 }
2626 if (slot == xhci->numslots) {
2627 return;
2628 }
2629
0cb41e2c
GH		 2630 for (ep = 0; ep < 31; ep++) {
2631 if (xhci->slots[slot].eps[ep]) {
582d6f4a 2632 xhci_ep_nuke_xfers(xhci, slot + 1, ep + 1, 0);
0cb41e2c
GH		 2633 }
2634 }
81251841
GH		 2635 xhci->slots[slot].uport = NULL;
2636}
2637
62c6ae04
HM		 2638static TRBCCode xhci_get_port_bandwidth(XHCIState *xhci, uint64_t pctx)
2639{
59a70ccd 2640 dma_addr_t ctx;
0846e635 2641 uint8_t bw_ctx[xhci->numports+1];
62c6ae04
HM		 2642
2643 DPRINTF("xhci_get_port_bandwidth()\n");
2644
2645 ctx = xhci_mask64(pctx);
2646
59a70ccd 2647 DPRINTF("xhci: bandwidth context at "DMA_ADDR_FMT"\n", ctx);
62c6ae04
HM		 2648
2649 /* TODO: actually implement real values here */
2650 bw_ctx[0] = 0;
0846e635 2651 memset(&bw_ctx[1], 80, xhci->numports); /* 80% */
9b7d3334 2652 pci_dma_write(PCI_DEVICE(xhci), ctx, bw_ctx, sizeof(bw_ctx));
62c6ae04
HM		 2653
2654 return CC_SUCCESS;
2655}
2656
2657static uint32_t rotl(uint32_t v, unsigned count)
2658{
2659 count &= 31;
2660 return (v << count) | (v >> (32 - count));
2661}
2662
2663
2664static uint32_t xhci_nec_challenge(uint32_t hi, uint32_t lo)
2665{
2666 uint32_t val;
2667 val = rotl(lo - 0x49434878, 32 - ((hi>>8) & 0x1F));
2668 val += rotl(lo + 0x49434878, hi & 0x1F);
2669 val -= rotl(hi ^ 0x49434878, (lo >> 16) & 0x1F);
2670 return ~val;
2671}
2672
59a70ccd 2673static void xhci_via_challenge(XHCIState *xhci, uint64_t addr)
62c6ae04 2674{
9b7d3334 2675 PCIDevice *pci_dev = PCI_DEVICE(xhci);
62c6ae04
HM		 2676 uint32_t buf[8];
2677 uint32_t obuf[8];
59a70ccd 2678 dma_addr_t paddr = xhci_mask64(addr);
62c6ae04 2679
9b7d3334 2680 pci_dma_read(pci_dev, paddr, &buf, 32);
62c6ae04
HM		 2681
2682 memcpy(obuf, buf, sizeof(obuf));
2683
2684 if ((buf[0] & 0xff) == 2) {
2685 obuf[0] = 0x49932000 + 0x54dc200 * buf[2] + 0x7429b578 * buf[3];
2686 obuf[0] |= (buf[2] * buf[3]) & 0xff;
2687 obuf[1] = 0x0132bb37 + 0xe89 * buf[2] + 0xf09 * buf[3];
2688 obuf[2] = 0x0066c2e9 + 0x2091 * buf[2] + 0x19bd * buf[3];
2689 obuf[3] = 0xd5281342 + 0x2cc9691 * buf[2] + 0x2367662 * buf[3];
2690 obuf[4] = 0x0123c75c + 0x1595 * buf[2] + 0x19ec * buf[3];
2691 obuf[5] = 0x00f695de + 0x26fd * buf[2] + 0x3e9 * buf[3];
2692 obuf[6] = obuf[2] ^ obuf[3] ^ 0x29472956;
2693 obuf[7] = obuf[2] ^ obuf[3] ^ 0x65866593;
2694 }
2695
9b7d3334 2696 pci_dma_write(pci_dev, paddr, &obuf, 32);
62c6ae04
HM		 2697}
2698
2699static void xhci_process_commands(XHCIState *xhci)
2700{
2701 XHCITRB trb;
2702 TRBType type;
2703 XHCIEvent event = {ER_COMMAND_COMPLETE, CC_SUCCESS};
59a70ccd 2704 dma_addr_t addr;
62c6ae04
HM		 2705 unsigned int i, slotid = 0;
2706
2707 DPRINTF("xhci_process_commands()\n");
2708 if (!xhci_running(xhci)) {
2709 DPRINTF("xhci_process_commands() called while xHC stopped or paused\n");
2710 return;
2711 }
2712
2713 xhci->crcr_low |= CRCR_CRR;
2714
2715 while ((type = xhci_ring_fetch(xhci, &xhci->cmd_ring, &trb, &addr))) {
2716 event.ptr = addr;
2717 switch (type) {
2718 case CR_ENABLE_SLOT:
91062ae0 2719 for (i = 0; i < xhci->numslots; i++) {
62c6ae04
HM		 2720 if (!xhci->slots[i].enabled) {
2721 break;
2722 }
2723 }
91062ae0 2724 if (i >= xhci->numslots) {
d6bb65fc 2725 DPRINTF("xhci: no device slots available\n");
62c6ae04
HM		 2726 event.ccode = CC_NO_SLOTS_ERROR;
2727 } else {
2728 slotid = i+1;
2729 event.ccode = xhci_enable_slot(xhci, slotid);
2730 }
2731 break;
2732 case CR_DISABLE_SLOT:
2733 slotid = xhci_get_slot(xhci, &event, &trb);
2734 if (slotid) {
2735 event.ccode = xhci_disable_slot(xhci, slotid);
2736 }
2737 break;
2738 case CR_ADDRESS_DEVICE:
2739 slotid = xhci_get_slot(xhci, &event, &trb);
2740 if (slotid) {
2741 event.ccode = xhci_address_slot(xhci, slotid, trb.parameter,
2742 trb.control & TRB_CR_BSR);
2743 }
2744 break;
2745 case CR_CONFIGURE_ENDPOINT:
2746 slotid = xhci_get_slot(xhci, &event, &trb);
2747 if (slotid) {
2748 event.ccode = xhci_configure_slot(xhci, slotid, trb.parameter,
2749 trb.control & TRB_CR_DC);
2750 }
2751 break;
2752 case CR_EVALUATE_CONTEXT:
2753 slotid = xhci_get_slot(xhci, &event, &trb);
2754 if (slotid) {
2755 event.ccode = xhci_evaluate_slot(xhci, slotid, trb.parameter);
2756 }
2757 break;
2758 case CR_STOP_ENDPOINT:
2759 slotid = xhci_get_slot(xhci, &event, &trb);
2760 if (slotid) {
2761 unsigned int epid = (trb.control >> TRB_CR_EPID_SHIFT)
2762 & TRB_CR_EPID_MASK;
2763 event.ccode = xhci_stop_ep(xhci, slotid, epid);
2764 }
2765 break;
2766 case CR_RESET_ENDPOINT:
2767 slotid = xhci_get_slot(xhci, &event, &trb);
2768 if (slotid) {
2769 unsigned int epid = (trb.control >> TRB_CR_EPID_SHIFT)
2770 & TRB_CR_EPID_MASK;
2771 event.ccode = xhci_reset_ep(xhci, slotid, epid);
2772 }
2773 break;
2774 case CR_SET_TR_DEQUEUE:
2775 slotid = xhci_get_slot(xhci, &event, &trb);
2776 if (slotid) {
2777 unsigned int epid = (trb.control >> TRB_CR_EPID_SHIFT)
2778 & TRB_CR_EPID_MASK;
024426ac
GH		 2779 unsigned int streamid = (trb.status >> 16) & 0xffff;
2780 event.ccode = xhci_set_ep_dequeue(xhci, slotid,
2781 epid, streamid,
62c6ae04
HM		 2782 trb.parameter);
2783 }
2784 break;
2785 case CR_RESET_DEVICE:
2786 slotid = xhci_get_slot(xhci, &event, &trb);
2787 if (slotid) {
2788 event.ccode = xhci_reset_slot(xhci, slotid);
2789 }
2790 break;
2791 case CR_GET_PORT_BANDWIDTH:
2792 event.ccode = xhci_get_port_bandwidth(xhci, trb.parameter);
2793 break;
2794 case CR_VENDOR_VIA_CHALLENGE_RESPONSE:
59a70ccd 2795 xhci_via_challenge(xhci, trb.parameter);
62c6ae04
HM		 2796 break;
2797 case CR_VENDOR_NEC_FIRMWARE_REVISION:
2798 event.type = 48; /* NEC reply */
2799 event.length = 0x3025;
2800 break;
2801 case CR_VENDOR_NEC_CHALLENGE_RESPONSE:
2802 {
2803 uint32_t chi = trb.parameter >> 32;
2804 uint32_t clo = trb.parameter;
2805 uint32_t val = xhci_nec_challenge(chi, clo);
2806 event.length = val & 0xFFFF;
2807 event.epid = val >> 16;
2808 slotid = val >> 24;
2809 event.type = 48; /* NEC reply */
2810 }
2811 break;
2812 default:
0ab966cf 2813 trace_usb_xhci_unimplemented("command", type);
62c6ae04
HM		 2814 event.ccode = CC_TRB_ERROR;
2815 break;
2816 }
2817 event.slotid = slotid;
2d1de850 2818 xhci_event(xhci, &event, 0);
62c6ae04
HM		 2819 }
2820}
2821
6a32f80f
GH		 2822static bool xhci_port_have_device(XHCIPort *port)
2823{
2824 if (!port->uport->dev || !port->uport->dev->attached) {
2825 return false; /* no device present */
2826 }
2827 if (!((1 << port->uport->dev->speed) & port->speedmask)) {
2828 return false; /* speed mismatch */
2829 }
2830 return true;
2831}
2832
f705a362
GH		 2833static void xhci_port_notify(XHCIPort *port, uint32_t bits)
2834{
2835 XHCIEvent ev = { ER_PORT_STATUS_CHANGE, CC_SUCCESS,
2836 port->portnr << 24 };
2837
2838 if ((port->portsc & bits) == bits) {
2839 return;
2840 }
bdfce20d 2841 trace_usb_xhci_port_notify(port->portnr, bits);
f705a362
GH		 2842 port->portsc |= bits;
2843 if (!xhci_running(port->xhci)) {
2844 return;
2845 }
2846 xhci_event(port->xhci, &ev, 0);
2847}
2848
f3214027 2849static void xhci_port_update(XHCIPort *port, int is_detach)
62c6ae04 2850{
b62b0828
GH		 2851 uint32_t pls = PLS_RX_DETECT;
2852
62c6ae04 2853 port->portsc = PORTSC_PP;
6a32f80f 2854 if (!is_detach && xhci_port_have_device(port)) {
62c6ae04 2855 port->portsc |= PORTSC_CCS;
0846e635 2856 switch (port->uport->dev->speed) {
62c6ae04
HM		 2857 case USB_SPEED_LOW:
2858 port->portsc |= PORTSC_SPEED_LOW;
b62b0828 2859 pls = PLS_POLLING;
62c6ae04
HM		 2860 break;
2861 case USB_SPEED_FULL:
2862 port->portsc |= PORTSC_SPEED_FULL;
b62b0828 2863 pls = PLS_POLLING;
62c6ae04
HM		 2864 break;
2865 case USB_SPEED_HIGH:
2866 port->portsc |= PORTSC_SPEED_HIGH;
b62b0828 2867 pls = PLS_POLLING;
62c6ae04 2868 break;
0846e635
GH		 2869 case USB_SPEED_SUPER:
2870 port->portsc |= PORTSC_SPEED_SUPER;
b62b0828
GH		 2871 port->portsc |= PORTSC_PED;
2872 pls = PLS_U0;
0846e635 2873 break;
62c6ae04
HM		 2874 }
2875 }
b62b0828 2876 set_field(&port->portsc, pls, PORTSC_PLS);
4f47f0f8 2877 trace_usb_xhci_port_link(port->portnr, pls);
f705a362 2878 xhci_port_notify(port, PORTSC_CSC);
62c6ae04
HM		 2879}
2880
dad5b9ea 2881static void xhci_port_reset(XHCIPort *port, bool warm_reset)
40030130 2882{
7bd3055f 2883 trace_usb_xhci_port_reset(port->portnr, warm_reset);
4f47f0f8 2884
b62b0828
GH		 2885 if (!xhci_port_have_device(port)) {
2886 return;
2887 }
2888
40030130 2889 usb_device_reset(port->uport->dev);
b62b0828
GH		 2890
2891 switch (port->uport->dev->speed) {
dad5b9ea
GH		 2892 case USB_SPEED_SUPER:
2893 if (warm_reset) {
2894 port->portsc |= PORTSC_WRC;
2895 }
2896 /* fall through */
b62b0828
GH		 2897 case USB_SPEED_LOW:
2898 case USB_SPEED_FULL:
2899 case USB_SPEED_HIGH:
2900 set_field(&port->portsc, PLS_U0, PORTSC_PLS);
4f47f0f8 2901 trace_usb_xhci_port_link(port->portnr, PLS_U0);
b62b0828
GH		 2902 port->portsc |= PORTSC_PED;
2903 break;
2904 }
2905
2906 port->portsc &= ~PORTSC_PR;
2907 xhci_port_notify(port, PORTSC_PRC);
40030130
GH		 2908}
2909
64619739 2910static void xhci_reset(DeviceState *dev)
62c6ae04 2911{
37034575 2912 XHCIState *xhci = XHCI(dev);
62c6ae04
HM		 2913 int i;
2914
2d754a10 2915 trace_usb_xhci_reset();
62c6ae04 2916 if (!(xhci->usbsts & USBSTS_HCH)) {
d6bb65fc 2917 DPRINTF("xhci: reset while running!\n");
62c6ae04
HM		 2918 }
2919
2920 xhci->usbcmd = 0;
2921 xhci->usbsts = USBSTS_HCH;
2922 xhci->dnctrl = 0;
2923 xhci->crcr_low = 0;
2924 xhci->crcr_high = 0;
2925 xhci->dcbaap_low = 0;
2926 xhci->dcbaap_high = 0;
2927 xhci->config = 0;
62c6ae04 2928
91062ae0 2929 for (i = 0; i < xhci->numslots; i++) {
62c6ae04
HM		 2930 xhci_disable_slot(xhci, i+1);
2931 }
2932
0846e635 2933 for (i = 0; i < xhci->numports; i++) {
f3214027 2934 xhci_port_update(xhci->ports + i, 0);
62c6ae04
HM		 2935 }
2936
91062ae0 2937 for (i = 0; i < xhci->numintrs; i++) {
962d11e1
GH		 2938 xhci->intr[i].iman = 0;
2939 xhci->intr[i].imod = 0;
2940 xhci->intr[i].erstsz = 0;
2941 xhci->intr[i].erstba_low = 0;
2942 xhci->intr[i].erstba_high = 0;
2943 xhci->intr[i].erdp_low = 0;
2944 xhci->intr[i].erdp_high = 0;
2945 xhci->intr[i].msix_used = 0;
62c6ae04 2946
962d11e1
GH		 2947 xhci->intr[i].er_ep_idx = 0;
2948 xhci->intr[i].er_pcs = 1;
2949 xhci->intr[i].er_full = 0;
2950 xhci->intr[i].ev_buffer_put = 0;
2951 xhci->intr[i].ev_buffer_get = 0;
2952 }
01546fa6 2953
bc72ad67 2954 xhci->mfindex_start = qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL);
01546fa6 2955 xhci_mfwrap_update(xhci);
62c6ae04
HM		 2956}
2957
a8170e5e 2958static uint64_t xhci_cap_read(void *ptr, hwaddr reg, unsigned size)
62c6ae04 2959{
1b067564 2960 XHCIState *xhci = ptr;
2d754a10 2961 uint32_t ret;
62c6ae04
HM		 2962
2963 switch (reg) {
2964 case 0x00: /* HCIVERSION, CAPLENGTH */
2d754a10
GH		 2965 ret = 0x01000000 | LEN_CAP;
2966 break;
62c6ae04 2967 case 0x04: /* HCSPARAMS 1 */
0846e635 2968 ret = ((xhci->numports_2+xhci->numports_3)<<24)
91062ae0 2969 | (xhci->numintrs<<8) | xhci->numslots;
2d754a10 2970 break;
62c6ae04 2971 case 0x08: /* HCSPARAMS 2 */
2d754a10
GH		 2972 ret = 0x0000000f;
2973 break;
62c6ae04 2974 case 0x0c: /* HCSPARAMS 3 */
2d754a10
GH		 2975 ret = 0x00000000;
2976 break;
62c6ae04 2977 case 0x10: /* HCCPARAMS */
2d754a10 2978 if (sizeof(dma_addr_t) == 4) {
2aa6bfcb 2979 ret = 0x00080000 | (xhci->max_pstreams_mask << 12);
2d754a10 2980 } else {
2aa6bfcb 2981 ret = 0x00080001 | (xhci->max_pstreams_mask << 12);
2d754a10
GH		 2982 }
2983 break;
62c6ae04 2984 case 0x14: /* DBOFF */
2d754a10
GH		 2985 ret = OFF_DOORBELL;
2986 break;
62c6ae04 2987 case 0x18: /* RTSOFF */
2d754a10
GH		 2988 ret = OFF_RUNTIME;
2989 break;
62c6ae04
HM		 2990
2991 /* extended capabilities */
2992 case 0x20: /* Supported Protocol:00 */
2d754a10
GH		 2993 ret = 0x02000402; /* USB 2.0 */
2994 break;
62c6ae04 2995 case 0x24: /* Supported Protocol:04 */
0ebfb144 2996 ret = 0x20425355; /* "USB " */
2d754a10 2997 break;
62c6ae04 2998 case 0x28: /* Supported Protocol:08 */
7bafd888
GH		 2999 if (xhci_get_flag(xhci, XHCI_FLAG_SS_FIRST)) {
3000 ret = (xhci->numports_2<<8) | (xhci->numports_3+1);
3001 } else {
3002 ret = (xhci->numports_2<<8) | 1;
3003 }
2d754a10 3004 break;
62c6ae04 3005 case 0x2c: /* Supported Protocol:0c */
2d754a10
GH		 3006 ret = 0x00000000; /* reserved */
3007 break;
62c6ae04 3008 case 0x30: /* Supported Protocol:00 */
2d754a10
GH		 3009 ret = 0x03000002; /* USB 3.0 */
3010 break;
62c6ae04 3011 case 0x34: /* Supported Protocol:04 */
0ebfb144 3012 ret = 0x20425355; /* "USB " */
2d754a10 3013 break;
62c6ae04 3014 case 0x38: /* Supported Protocol:08 */
7bafd888
GH		 3015 if (xhci_get_flag(xhci, XHCI_FLAG_SS_FIRST)) {
3016 ret = (xhci->numports_3<<8) | 1;
3017 } else {
3018 ret = (xhci->numports_3<<8) | (xhci->numports_2+1);
3019 }
2d754a10 3020 break;
62c6ae04 3021 case 0x3c: /* Supported Protocol:0c */
2d754a10
GH		 3022 ret = 0x00000000; /* reserved */
3023 break;
62c6ae04 3024 default:
0ab966cf 3025 trace_usb_xhci_unimplemented("cap read", reg);
2d754a10 3026 ret = 0;
62c6ae04 3027 }
2d754a10
GH		 3028
3029 trace_usb_xhci_cap_read(reg, ret);
3030 return ret;
62c6ae04
HM		 3031}
3032
a8170e5e 3033static uint64_t xhci_port_read(void *ptr, hwaddr reg, unsigned size)
62c6ae04 3034{
1d8a4e69 3035 XHCIPort *port = ptr;
2d754a10
GH		 3036 uint32_t ret;
3037
1d8a4e69 3038 switch (reg) {
62c6ae04 3039 case 0x00: /* PORTSC */
1d8a4e69 3040 ret = port->portsc;
2d754a10 3041 break;
62c6ae04
HM		 3042 case 0x04: /* PORTPMSC */
3043 case 0x08: /* PORTLI */
2d754a10
GH		 3044 ret = 0;
3045 break;
62c6ae04
HM		 3046 case 0x0c: /* reserved */
3047 default:
0ab966cf 3048 trace_usb_xhci_unimplemented("port read", reg);
2d754a10 3049 ret = 0;
62c6ae04 3050 }
2d754a10 3051
1d8a4e69 3052 trace_usb_xhci_port_read(port->portnr, reg, ret);
2d754a10 3053 return ret;
62c6ae04
HM		 3054}
3055
a8170e5e 3056static void xhci_port_write(void *ptr, hwaddr reg,
1d8a4e69 3057 uint64_t val, unsigned size)
62c6ae04 3058{
1d8a4e69 3059 XHCIPort *port = ptr;
bdfce20d 3060 uint32_t portsc, notify;
62c6ae04 3061
1d8a4e69 3062 trace_usb_xhci_port_write(port->portnr, reg, val);
2d754a10 3063
1d8a4e69 3064 switch (reg) {
62c6ae04 3065 case 0x00: /* PORTSC */
bdfce20d 3066 /* write-1-to-start bits */
dad5b9ea
GH		 3067 if (val & PORTSC_WPR) {
3068 xhci_port_reset(port, true);
3069 break;
3070 }
bdfce20d 3071 if (val & PORTSC_PR) {
dad5b9ea 3072 xhci_port_reset(port, false);
bdfce20d
GH		 3073 break;
3074 }
3075
1d8a4e69 3076 portsc = port->portsc;
bdfce20d 3077 notify = 0;
62c6ae04
HM		 3078 /* write-1-to-clear bits*/
3079 portsc &= ~(val & (PORTSC_CSC|PORTSC_PEC|PORTSC_WRC|PORTSC_OCC|
3080 PORTSC_PRC|PORTSC_PLC|PORTSC_CEC));
3081 if (val & PORTSC_LWS) {
3082 /* overwrite PLS only when LWS=1 */
bdfce20d
GH		 3083 uint32_t old_pls = get_field(port->portsc, PORTSC_PLS);
3084 uint32_t new_pls = get_field(val, PORTSC_PLS);
3085 switch (new_pls) {
3086 case PLS_U0:
3087 if (old_pls != PLS_U0) {
3088 set_field(&portsc, new_pls, PORTSC_PLS);
3089 trace_usb_xhci_port_link(port->portnr, new_pls);
3090 notify = PORTSC_PLC;
3091 }
3092 break;
3093 case PLS_U3:
3094 if (old_pls < PLS_U3) {
3095 set_field(&portsc, new_pls, PORTSC_PLS);
3096 trace_usb_xhci_port_link(port->portnr, new_pls);
3097 }
3098 break;
3099 case PLS_RESUME:
3100 /* windows does this for some reason, don't spam stderr */
3101 break;
3102 default:
d6bb65fc 3103 DPRINTF("%s: ignore pls write (old %d, new %d)\n",
bdfce20d
GH		 3104 __func__, old_pls, new_pls);
3105 break;
3106 }
62c6ae04
HM		 3107 }
3108 /* read/write bits */
3109 portsc &= ~(PORTSC_PP|PORTSC_WCE|PORTSC_WDE|PORTSC_WOE);
3110 portsc |= (val & (PORTSC_PP|PORTSC_WCE|PORTSC_WDE|PORTSC_WOE));
40030130 3111 port->portsc = portsc;
bdfce20d
GH		 3112 if (notify) {
3113 xhci_port_notify(port, notify);
62c6ae04 3114 }
62c6ae04
HM		 3115 break;
3116 case 0x04: /* PORTPMSC */
3117 case 0x08: /* PORTLI */
3118 default:
0ab966cf 3119 trace_usb_xhci_unimplemented("port write", reg);
62c6ae04
HM		 3120 }
3121}
3122
a8170e5e 3123static uint64_t xhci_oper_read(void *ptr, hwaddr reg, unsigned size)
62c6ae04 3124{
1b067564 3125 XHCIState *xhci = ptr;
2d754a10 3126 uint32_t ret;
62c6ae04 3127
62c6ae04
HM		 3128 switch (reg) {
3129 case 0x00: /* USBCMD */
2d754a10
GH		 3130 ret = xhci->usbcmd;
3131 break;
62c6ae04 3132 case 0x04: /* USBSTS */
2d754a10
GH		 3133 ret = xhci->usbsts;
3134 break;
62c6ae04 3135 case 0x08: /* PAGESIZE */
2d754a10
GH		 3136 ret = 1; /* 4KiB */
3137 break;
62c6ae04 3138 case 0x14: /* DNCTRL */
2d754a10
GH		 3139 ret = xhci->dnctrl;
3140 break;
62c6ae04 3141 case 0x18: /* CRCR low */
2d754a10
GH		 3142 ret = xhci->crcr_low & ~0xe;
3143 break;
62c6ae04 3144 case 0x1c: /* CRCR high */
2d754a10
GH		 3145 ret = xhci->crcr_high;
3146 break;
62c6ae04 3147 case 0x30: /* DCBAAP low */
2d754a10
GH		 3148 ret = xhci->dcbaap_low;
3149 break;
62c6ae04 3150 case 0x34: /* DCBAAP high */
2d754a10
GH		 3151 ret = xhci->dcbaap_high;
3152 break;
62c6ae04 3153 case 0x38: /* CONFIG */
2d754a10
GH		 3154 ret = xhci->config;
3155 break;
62c6ae04 3156 default:
0ab966cf 3157 trace_usb_xhci_unimplemented("oper read", reg);
2d754a10 3158 ret = 0;
62c6ae04 3159 }
2d754a10
GH		 3160
3161 trace_usb_xhci_oper_read(reg, ret);
3162 return ret;
62c6ae04
HM		 3163}
3164
a8170e5e 3165static void xhci_oper_write(void *ptr, hwaddr reg,
1b067564 3166 uint64_t val, unsigned size)
62c6ae04 3167{
1b067564 3168 XHCIState *xhci = ptr;
37034575 3169 DeviceState *d = DEVICE(ptr);
1b067564 3170
2d754a10
GH		 3171 trace_usb_xhci_oper_write(reg, val);
3172
62c6ae04
HM		 3173 switch (reg) {
3174 case 0x00: /* USBCMD */
3175 if ((val & USBCMD_RS) && !(xhci->usbcmd & USBCMD_RS)) {
3176 xhci_run(xhci);
3177 } else if (!(val & USBCMD_RS) && (xhci->usbcmd & USBCMD_RS)) {
3178 xhci_stop(xhci);
3179 }
f1f8bc21
GH		 3180 if (val & USBCMD_CSS) {
3181 /* save state */
3182 xhci->usbsts &= ~USBSTS_SRE;
3183 }
3184 if (val & USBCMD_CRS) {
3185 /* restore state */
3186 xhci->usbsts |= USBSTS_SRE;
3187 }
62c6ae04 3188 xhci->usbcmd = val & 0xc0f;
01546fa6 3189 xhci_mfwrap_update(xhci);
62c6ae04 3190 if (val & USBCMD_HCRST) {
37034575 3191 xhci_reset(d);
62c6ae04 3192 }
4c4abe7c 3193 xhci_intx_update(xhci);
62c6ae04
HM		 3194 break;
3195
3196 case 0x04: /* USBSTS */
3197 /* these bits are write-1-to-clear */
3198 xhci->usbsts &= ~(val & (USBSTS_HSE|USBSTS_EINT|USBSTS_PCD|USBSTS_SRE));
4c4abe7c 3199 xhci_intx_update(xhci);
62c6ae04
HM		 3200 break;
3201
3202 case 0x14: /* DNCTRL */
3203 xhci->dnctrl = val & 0xffff;
3204 break;
3205 case 0x18: /* CRCR low */
3206 xhci->crcr_low = (val & 0xffffffcf) | (xhci->crcr_low & CRCR_CRR);
3207 break;
3208 case 0x1c: /* CRCR high */
3209 xhci->crcr_high = val;
3210 if (xhci->crcr_low & (CRCR_CA|CRCR_CS) && (xhci->crcr_low & CRCR_CRR)) {
3211 XHCIEvent event = {ER_COMMAND_COMPLETE, CC_COMMAND_RING_STOPPED};
3212 xhci->crcr_low &= ~CRCR_CRR;
2d1de850 3213 xhci_event(xhci, &event, 0);
62c6ae04
HM		 3214 DPRINTF("xhci: command ring stopped (CRCR=%08x)\n", xhci->crcr_low);
3215 } else {
59a70ccd 3216 dma_addr_t base = xhci_addr64(xhci->crcr_low & ~0x3f, val);
62c6ae04
HM		 3217 xhci_ring_init(xhci, &xhci->cmd_ring, base);
3218 }
3219 xhci->crcr_low &= ~(CRCR_CA | CRCR_CS);
3220 break;
3221 case 0x30: /* DCBAAP low */
3222 xhci->dcbaap_low = val & 0xffffffc0;
3223 break;
3224 case 0x34: /* DCBAAP high */
3225 xhci->dcbaap_high = val;
3226 break;
3227 case 0x38: /* CONFIG */
3228 xhci->config = val & 0xff;
3229 break;
3230 default:
0ab966cf 3231 trace_usb_xhci_unimplemented("oper write", reg);
62c6ae04
HM		 3232 }
3233}
3234
a8170e5e 3235static uint64_t xhci_runtime_read(void *ptr, hwaddr reg,
1b067564 3236 unsigned size)
62c6ae04 3237{
1b067564 3238 XHCIState *xhci = ptr;
43d9d604 3239 uint32_t ret = 0;
62c6ae04 3240
43d9d604
GH		 3241 if (reg < 0x20) {
3242 switch (reg) {
3243 case 0x00: /* MFINDEX */
3244 ret = xhci_mfindex_get(xhci) & 0x3fff;
3245 break;
3246 default:
0ab966cf 3247 trace_usb_xhci_unimplemented("runtime read", reg);
43d9d604
GH		 3248 break;
3249 }
3250 } else {
3251 int v = (reg - 0x20) / 0x20;
3252 XHCIInterrupter *intr = &xhci->intr[v];
3253 switch (reg & 0x1f) {
3254 case 0x00: /* IMAN */
3255 ret = intr->iman;
3256 break;
3257 case 0x04: /* IMOD */
3258 ret = intr->imod;
3259 break;
3260 case 0x08: /* ERSTSZ */
3261 ret = intr->erstsz;
3262 break;
3263 case 0x10: /* ERSTBA low */
3264 ret = intr->erstba_low;
3265 break;
3266 case 0x14: /* ERSTBA high */
3267 ret = intr->erstba_high;
3268 break;
3269 case 0x18: /* ERDP low */
3270 ret = intr->erdp_low;
3271 break;
3272 case 0x1c: /* ERDP high */
3273 ret = intr->erdp_high;
3274 break;
3275 }
62c6ae04 3276 }
2d754a10
GH		 3277
3278 trace_usb_xhci_runtime_read(reg, ret);
3279 return ret;
62c6ae04
HM		 3280}
3281
a8170e5e 3282static void xhci_runtime_write(void *ptr, hwaddr reg,
1b067564 3283 uint64_t val, unsigned size)
62c6ae04 3284{
1b067564 3285 XHCIState *xhci = ptr;
43d9d604
GH		 3286 int v = (reg - 0x20) / 0x20;
3287 XHCIInterrupter *intr = &xhci->intr[v];
8e9f18b6 3288 trace_usb_xhci_runtime_write(reg, val);
62c6ae04 3289
43d9d604 3290 if (reg < 0x20) {
0ab966cf 3291 trace_usb_xhci_unimplemented("runtime write", reg);
43d9d604
GH		 3292 return;
3293 }
3294
3295 switch (reg & 0x1f) {
3296 case 0x00: /* IMAN */
62c6ae04 3297 if (val & IMAN_IP) {
962d11e1 3298 intr->iman &= ~IMAN_IP;
62c6ae04 3299 }
962d11e1
GH		 3300 intr->iman &= ~IMAN_IE;
3301 intr->iman |= val & IMAN_IE;
43d9d604
GH		 3302 if (v == 0) {
3303 xhci_intx_update(xhci);
3304 }
3305 xhci_msix_update(xhci, v);
62c6ae04 3306 break;
43d9d604 3307 case 0x04: /* IMOD */
962d11e1 3308 intr->imod = val;
62c6ae04 3309 break;
43d9d604 3310 case 0x08: /* ERSTSZ */
962d11e1 3311 intr->erstsz = val & 0xffff;
62c6ae04 3312 break;
43d9d604 3313 case 0x10: /* ERSTBA low */
62c6ae04 3314 /* XXX NEC driver bug: it doesn't align this to 64 bytes
962d11e1
GH		 3315 intr->erstba_low = val & 0xffffffc0; */
3316 intr->erstba_low = val & 0xfffffff0;
62c6ae04 3317 break;
43d9d604 3318 case 0x14: /* ERSTBA high */
962d11e1 3319 intr->erstba_high = val;
43d9d604 3320 xhci_er_reset(xhci, v);
62c6ae04 3321 break;
43d9d604 3322 case 0x18: /* ERDP low */
62c6ae04 3323 if (val & ERDP_EHB) {
962d11e1 3324 intr->erdp_low &= ~ERDP_EHB;
62c6ae04 3325 }
962d11e1 3326 intr->erdp_low = (val & ~ERDP_EHB) | (intr->erdp_low & ERDP_EHB);
62c6ae04 3327 break;
43d9d604 3328 case 0x1c: /* ERDP high */
962d11e1 3329 intr->erdp_high = val;
43d9d604 3330 xhci_events_update(xhci, v);
62c6ae04
HM		 3331 break;
3332 default:
0ab966cf 3333 trace_usb_xhci_unimplemented("oper write", reg);
62c6ae04
HM		 3334 }
3335}
3336
a8170e5e 3337static uint64_t xhci_doorbell_read(void *ptr, hwaddr reg,
1b067564 3338 unsigned size)
62c6ae04 3339{
62c6ae04 3340 /* doorbells always read as 0 */
2d754a10 3341 trace_usb_xhci_doorbell_read(reg, 0);
62c6ae04
HM		 3342 return 0;
3343}
3344
a8170e5e 3345static void xhci_doorbell_write(void *ptr, hwaddr reg,
1b067564 3346 uint64_t val, unsigned size)
62c6ae04 3347{
1b067564 3348 XHCIState *xhci = ptr;
024426ac 3349 unsigned int epid, streamid;
1b067564 3350
2d754a10 3351 trace_usb_xhci_doorbell_write(reg, val);
62c6ae04
HM		 3352
3353 if (!xhci_running(xhci)) {
d6bb65fc 3354 DPRINTF("xhci: wrote doorbell while xHC stopped or paused\n");
62c6ae04
HM		 3355 return;
3356 }
3357
3358 reg >>= 2;
3359
3360 if (reg == 0) {
3361 if (val == 0) {
3362 xhci_process_commands(xhci);
3363 } else {
d6bb65fc 3364 DPRINTF("xhci: bad doorbell 0 write: 0x%x\n",
1b067564 3365 (uint32_t)val);
62c6ae04
HM		 3366 }
3367 } else {
024426ac
GH		 3368 epid = val & 0xff;
3369 streamid = (val >> 16) & 0xffff;
91062ae0 3370 if (reg > xhci->numslots) {
d6bb65fc 3371 DPRINTF("xhci: bad doorbell %d\n", (int)reg);
024426ac 3372 } else if (epid > 31) {
d6bb65fc 3373 DPRINTF("xhci: bad doorbell %d write: 0x%x\n",
1b067564 3374 (int)reg, (uint32_t)val);
62c6ae04 3375 } else {
024426ac 3376 xhci_kick_ep(xhci, reg, epid, streamid);
62c6ae04
HM		 3377 }
3378 }
3379}
3380
6d3bc22e
GH		 3381static void xhci_cap_write(void *opaque, hwaddr addr, uint64_t val,
3382 unsigned width)
3383{
3384 /* nothing */
3385}
3386
1b067564
GH		 3387static const MemoryRegionOps xhci_cap_ops = {
3388 .read = xhci_cap_read,
6d3bc22e 3389 .write = xhci_cap_write,
6ee021d4 3390 .valid.min_access_size = 1,
1b067564 3391 .valid.max_access_size = 4,
6ee021d4
GH		 3392 .impl.min_access_size = 4,
3393 .impl.max_access_size = 4,
1b067564
GH		 3394 .endianness = DEVICE_LITTLE_ENDIAN,
3395};
62c6ae04 3396
1b067564
GH		 3397static const MemoryRegionOps xhci_oper_ops = {
3398 .read = xhci_oper_read,
3399 .write = xhci_oper_write,
3400 .valid.min_access_size = 4,
3401 .valid.max_access_size = 4,
3402 .endianness = DEVICE_LITTLE_ENDIAN,
3403};
62c6ae04 3404
1d8a4e69
GH		 3405static const MemoryRegionOps xhci_port_ops = {
3406 .read = xhci_port_read,
3407 .write = xhci_port_write,
3408 .valid.min_access_size = 4,
3409 .valid.max_access_size = 4,
3410 .endianness = DEVICE_LITTLE_ENDIAN,
3411};
3412
1b067564
GH		 3413static const MemoryRegionOps xhci_runtime_ops = {
3414 .read = xhci_runtime_read,
3415 .write = xhci_runtime_write,
3416 .valid.min_access_size = 4,
3417 .valid.max_access_size = 4,
3418 .endianness = DEVICE_LITTLE_ENDIAN,
3419};
62c6ae04 3420
1b067564
GH		 3421static const MemoryRegionOps xhci_doorbell_ops = {
3422 .read = xhci_doorbell_read,
3423 .write = xhci_doorbell_write,
62c6ae04
HM		 3424 .valid.min_access_size = 4,
3425 .valid.max_access_size = 4,
3426 .endianness = DEVICE_LITTLE_ENDIAN,
3427};
3428
3429static void xhci_attach(USBPort *usbport)
3430{
3431 XHCIState *xhci = usbport->opaque;
0846e635 3432 XHCIPort *port = xhci_lookup_port(xhci, usbport);
62c6ae04 3433
f3214027 3434 xhci_port_update(port, 0);
62c6ae04
HM		 3435}
3436
3437static void xhci_detach(USBPort *usbport)
3438{
3439 XHCIState *xhci = usbport->opaque;
0846e635 3440 XHCIPort *port = xhci_lookup_port(xhci, usbport);
62c6ae04 3441
f3dcf638 3442 xhci_detach_slot(xhci, usbport);
f3214027 3443 xhci_port_update(port, 1);
62c6ae04
HM		 3444}
3445
8c735e43
GH		 3446static void xhci_wakeup(USBPort *usbport)
3447{
3448 XHCIState *xhci = usbport->opaque;
0846e635 3449 XHCIPort *port = xhci_lookup_port(xhci, usbport);
8c735e43 3450
85e05d82 3451 if (get_field(port->portsc, PORTSC_PLS) != PLS_U3) {
8c735e43
GH		 3452 return;
3453 }
85e05d82 3454 set_field(&port->portsc, PLS_RESUME, PORTSC_PLS);
f705a362 3455 xhci_port_notify(port, PORTSC_PLC);
8c735e43
GH		 3456}
3457
62c6ae04
HM		 3458static void xhci_complete(USBPort *port, USBPacket *packet)
3459{
3460 XHCITransfer *xfer = container_of(packet, XHCITransfer, packet);
3461
9a77a0f5 3462 if (packet->status == USB_RET_REMOVE_FROM_QUEUE) {
582d6f4a 3463 xhci_ep_nuke_one_xfer(xfer, 0);
0cae7b1a
HG		 3464 return;
3465 }
9a77a0f5 3466 xhci_complete_packet(xfer);
024426ac 3467 xhci_kick_ep(xfer->xhci, xfer->slotid, xfer->epid, xfer->streamid);
62c6ae04
HM		 3468}
3469
ccaf87a0 3470static void xhci_child_detach(USBPort *uport, USBDevice *child)
62c6ae04 3471{
ccaf87a0
GH		 3472 USBBus *bus = usb_bus_from_device(child);
3473 XHCIState *xhci = container_of(bus, XHCIState, bus);
ccaf87a0 3474
463c534d 3475 xhci_detach_slot(xhci, child->port);
62c6ae04
HM		 3476}
3477
1d8a4e69 3478static USBPortOps xhci_uport_ops = {
62c6ae04
HM		 3479 .attach = xhci_attach,
3480 .detach = xhci_detach,
8c735e43 3481 .wakeup = xhci_wakeup,
62c6ae04
HM		 3482 .complete = xhci_complete,
3483 .child_detach = xhci_child_detach,
3484};
3485
7c605a23
GH		 3486static int xhci_find_epid(USBEndpoint *ep)
3487{
3488 if (ep->nr == 0) {
3489 return 1;
3490 }
3491 if (ep->pid == USB_TOKEN_IN) {
3492 return ep->nr * 2 + 1;
3493 } else {
3494 return ep->nr * 2;
3495 }
3496}
3497
518ad5f2
HG		 3498static USBEndpoint *xhci_epid_to_usbep(XHCIState *xhci,
3499 unsigned int slotid, unsigned int epid)
3500{
3501 assert(slotid >= 1 && slotid <= xhci->numslots);
3502
3503 if (!xhci->slots[slotid - 1].uport) {
3504 return NULL;
3505 }
3506
3507 return usb_ep_get(xhci->slots[slotid - 1].uport->dev,
3508 (epid & 1) ? USB_TOKEN_IN : USB_TOKEN_OUT, epid >> 1);
3509}
3510
8550a02d
GH		 3511static void xhci_wakeup_endpoint(USBBus *bus, USBEndpoint *ep,
3512 unsigned int stream)
7c605a23
GH		 3513{
3514 XHCIState *xhci = container_of(bus, XHCIState, bus);
3515 int slotid;
3516
3517 DPRINTF("%s\n", __func__);
af203be3 3518 slotid = ep->dev->addr;
7c605a23
GH		 3519 if (slotid == 0 || !xhci->slots[slotid-1].enabled) {
3520 DPRINTF("%s: oops, no slot for dev %d\n", __func__, ep->dev->addr);
3521 return;
3522 }
024426ac 3523 xhci_kick_ep(xhci, slotid, xhci_find_epid(ep), stream);
7c605a23
GH		 3524}
3525
62c6ae04 3526static USBBusOps xhci_bus_ops = {
7c605a23 3527 .wakeup_endpoint = xhci_wakeup_endpoint,
62c6ae04
HM		 3528};
3529
37034575 3530static void usb_xhci_init(XHCIState *xhci)
62c6ae04 3531{
37034575 3532 DeviceState *dev = DEVICE(xhci);
0846e635
GH		 3533 XHCIPort *port;
3534 int i, usbports, speedmask;
62c6ae04
HM		 3535
3536 xhci->usbsts = USBSTS_HCH;
3537
0846e635
GH		 3538 if (xhci->numports_2 > MAXPORTS_2) {
3539 xhci->numports_2 = MAXPORTS_2;
3540 }
3541 if (xhci->numports_3 > MAXPORTS_3) {
3542 xhci->numports_3 = MAXPORTS_3;
3543 }
3544 usbports = MAX(xhci->numports_2, xhci->numports_3);
3545 xhci->numports = xhci->numports_2 + xhci->numports_3;
3546
c889b3a5 3547 usb_bus_new(&xhci->bus, sizeof(xhci->bus), &xhci_bus_ops, dev);
62c6ae04 3548
0846e635
GH		 3549 for (i = 0; i < usbports; i++) {
3550 speedmask = 0;
3551 if (i < xhci->numports_2) {
7bafd888
GH		 3552 if (xhci_get_flag(xhci, XHCI_FLAG_SS_FIRST)) {
3553 port = &xhci->ports[i + xhci->numports_3];
3554 port->portnr = i + 1 + xhci->numports_3;
3555 } else {
3556 port = &xhci->ports[i];
3557 port->portnr = i + 1;
3558 }
0846e635
GH		 3559 port->uport = &xhci->uports[i];
3560 port->speedmask =
3561 USB_SPEED_MASK_LOW |
3562 USB_SPEED_MASK_FULL |
3563 USB_SPEED_MASK_HIGH;
1d8a4e69 3564 snprintf(port->name, sizeof(port->name), "usb2 port #%d", i+1);
0846e635
GH		 3565 speedmask |= port->speedmask;
3566 }
3567 if (i < xhci->numports_3) {
7bafd888
GH		 3568 if (xhci_get_flag(xhci, XHCI_FLAG_SS_FIRST)) {
3569 port = &xhci->ports[i];
3570 port->portnr = i + 1;
3571 } else {
3572 port = &xhci->ports[i + xhci->numports_2];
3573 port->portnr = i + 1 + xhci->numports_2;
3574 }
0846e635
GH		 3575 port->uport = &xhci->uports[i];
3576 port->speedmask = USB_SPEED_MASK_SUPER;
1d8a4e69 3577 snprintf(port->name, sizeof(port->name), "usb3 port #%d", i+1);
0846e635
GH		 3578 speedmask |= port->speedmask;
3579 }
3580 usb_register_port(&xhci->bus, &xhci->uports[i], xhci, i,
1d8a4e69 3581 &xhci_uport_ops, speedmask);
62c6ae04 3582 }
62c6ae04
HM		 3583}
3584
9af21dbe 3585static void usb_xhci_realize(struct PCIDevice *dev, Error **errp)
62c6ae04 3586{
1d8a4e69 3587 int i, ret;
1108b2f8 3588 Error *err = NULL;
62c6ae04 3589
37034575 3590 XHCIState *xhci = XHCI(dev);
62c6ae04 3591
9b7d3334
AF		 3592 dev->config[PCI_CLASS_PROG] = 0x30; /* xHCI */
3593 dev->config[PCI_INTERRUPT_PIN] = 0x01; /* interrupt pin 1 */
3594 dev->config[PCI_CACHE_LINE_SIZE] = 0x10;
3595 dev->config[0x60] = 0x30; /* release number */
62c6ae04 3596
37034575 3597 usb_xhci_init(xhci);
62c6ae04 3598
1108b2f8
C		 3599 if (xhci->msi != ON_OFF_AUTO_OFF) {
3600 ret = msi_init(dev, 0x70, xhci->numintrs, true, false, &err);
3601 /* Any error other than -ENOTSUP(board's MSI support is broken)
3602 * is a programming error */
3603 assert(!ret || ret == -ENOTSUP);
3604 if (ret && xhci->msi == ON_OFF_AUTO_ON) {
3605 /* Can't satisfy user's explicit msi=on request, fail */
3606 error_append_hint(&err, "You have to use msi=auto (default) or "
3607 "msi=off with this machine type.\n");
3608 error_propagate(errp, err);
3609 return;
3610 }
3611 assert(!err || xhci->msi == ON_OFF_AUTO_AUTO);
3612 /* With msi=auto, we fall back to MSI off silently */
3613 error_free(err);
3614 }
3615
91062ae0
GH		 3616 if (xhci->numintrs > MAXINTRS) {
3617 xhci->numintrs = MAXINTRS;
3618 }
c94a7c69
GH		 3619 while (xhci->numintrs & (xhci->numintrs - 1)) { /* ! power of 2 */
3620 xhci->numintrs++;
3621 }
91062ae0
GH		 3622 if (xhci->numintrs < 1) {
3623 xhci->numintrs = 1;
3624 }
3625 if (xhci->numslots > MAXSLOTS) {
3626 xhci->numslots = MAXSLOTS;
3627 }
3628 if (xhci->numslots < 1) {
3629 xhci->numslots = 1;
3630 }
2aa6bfcb
GH		 3631 if (xhci_get_flag(xhci, XHCI_FLAG_ENABLE_STREAMS)) {
3632 xhci->max_pstreams_mask = 7; /* == 256 primary streams */
3633 } else {
3634 xhci->max_pstreams_mask = 0;
3635 }
91062ae0 3636
bc72ad67 3637 xhci->mfwrap_timer = timer_new_ns(QEMU_CLOCK_VIRTUAL, xhci_mfwrap_timer, xhci);
01546fa6 3638
22fc860b
PB		 3639 memory_region_init(&xhci->mem, OBJECT(xhci), "xhci", LEN_REGS);
3640 memory_region_init_io(&xhci->mem_cap, OBJECT(xhci), &xhci_cap_ops, xhci,
1b067564 3641 "capabilities", LEN_CAP);
22fc860b 3642 memory_region_init_io(&xhci->mem_oper, OBJECT(xhci), &xhci_oper_ops, xhci,
1d8a4e69 3643 "operational", 0x400);
22fc860b 3644 memory_region_init_io(&xhci->mem_runtime, OBJECT(xhci), &xhci_runtime_ops, xhci,
1b067564 3645 "runtime", LEN_RUNTIME);
22fc860b 3646 memory_region_init_io(&xhci->mem_doorbell, OBJECT(xhci), &xhci_doorbell_ops, xhci,
1b067564
GH		 3647 "doorbell", LEN_DOORBELL);
3648
3649 memory_region_add_subregion(&xhci->mem, 0, &xhci->mem_cap);
3650 memory_region_add_subregion(&xhci->mem, OFF_OPER, &xhci->mem_oper);
3651 memory_region_add_subregion(&xhci->mem, OFF_RUNTIME, &xhci->mem_runtime);
3652 memory_region_add_subregion(&xhci->mem, OFF_DOORBELL, &xhci->mem_doorbell);
3653
1d8a4e69
GH		 3654 for (i = 0; i < xhci->numports; i++) {
3655 XHCIPort *port = &xhci->ports[i];
3656 uint32_t offset = OFF_OPER + 0x400 + 0x10 * i;
3657 port->xhci = xhci;
22fc860b 3658 memory_region_init_io(&port->mem, OBJECT(xhci), &xhci_port_ops, port,
1d8a4e69
GH		 3659 port->name, 0x10);
3660 memory_region_add_subregion(&xhci->mem, offset, &port->mem);
3661 }
3662
9b7d3334 3663 pci_register_bar(dev, 0,
62c6ae04
HM		 3664 PCI_BASE_ADDRESS_SPACE_MEMORY|PCI_BASE_ADDRESS_MEM_TYPE_64,
3665 &xhci->mem);
3666
e6043e92
DDAG		 3667 if (pci_bus_is_express(dev->bus) ||
3668 xhci_get_flag(xhci, XHCI_FLAG_FORCE_PCIE_ENDCAP)) {
058fdcf5
GH		 3669 ret = pcie_endpoint_cap_init(dev, 0xa0);
3670 assert(ret >= 0);
3671 }
62c6ae04 3672
290fd20d
C		 3673 if (xhci->msix != ON_OFF_AUTO_OFF) {
3674 /* TODO check for errors */
9b7d3334 3675 msix_init(dev, xhci->numintrs,
4c47f800
GH		 3676 &xhci->mem, 0, OFF_MSIX_TABLE,
3677 &xhci->mem, 0, OFF_MSIX_PBA,
3678 0x90);
3679 }
62c6ae04
HM		 3680}
3681
53c30545
GA		 3682static void usb_xhci_exit(PCIDevice *dev)
3683{
3684 int i;
3685 XHCIState *xhci = XHCI(dev);
3686
d733f74c
GA		 3687 trace_usb_xhci_exit();
3688
53c30545
GA		 3689 for (i = 0; i < xhci->numslots; i++) {
3690 xhci_disable_slot(xhci, i + 1);
3691 }
3692
3693 if (xhci->mfwrap_timer) {
3694 timer_del(xhci->mfwrap_timer);
3695 timer_free(xhci->mfwrap_timer);
3696 xhci->mfwrap_timer = NULL;
3697 }
3698
3699 memory_region_del_subregion(&xhci->mem, &xhci->mem_cap);
3700 memory_region_del_subregion(&xhci->mem, &xhci->mem_oper);
3701 memory_region_del_subregion(&xhci->mem, &xhci->mem_runtime);
3702 memory_region_del_subregion(&xhci->mem, &xhci->mem_doorbell);
3703
3704 for (i = 0; i < xhci->numports; i++) {
3705 XHCIPort *port = &xhci->ports[i];
3706 memory_region_del_subregion(&xhci->mem, &port->mem);
3707 }
3708
3709 /* destroy msix memory region */
3710 if (dev->msix_table && dev->msix_pba
3711 && dev->msix_entry_used) {
3712 memory_region_del_subregion(&xhci->mem, &dev->msix_table_mmio);
3713 memory_region_del_subregion(&xhci->mem, &dev->msix_pba_mmio);
3714 }
3715
3716 usb_bus_release(&xhci->bus);
3717}
3718
37352df3
GH		 3719static int usb_xhci_post_load(void *opaque, int version_id)
3720{
3721 XHCIState *xhci = opaque;
9b7d3334 3722 PCIDevice *pci_dev = PCI_DEVICE(xhci);
37352df3
GH		 3723 XHCISlot *slot;
3724 XHCIEPContext *epctx;
3725 dma_addr_t dcbaap, pctx;
3726 uint32_t slot_ctx[4];
3727 uint32_t ep_ctx[5];
3728 int slotid, epid, state, intr;
3729
3730 dcbaap = xhci_addr64(xhci->dcbaap_low, xhci->dcbaap_high);
3731
3732 for (slotid = 1; slotid <= xhci->numslots; slotid++) {
3733 slot = &xhci->slots[slotid-1];
3734 if (!slot->addressed) {
3735 continue;
3736 }
3737 slot->ctx =
9b7d3334 3738 xhci_mask64(ldq_le_pci_dma(pci_dev, dcbaap + 8 * slotid));
37352df3
GH		 3739 xhci_dma_read_u32s(xhci, slot->ctx, slot_ctx, sizeof(slot_ctx));
3740 slot->uport = xhci_lookup_uport(xhci, slot_ctx);
f2ad97ff
GH		 3741 if (!slot->uport) {
3742 /* should not happen, but may trigger on guest bugs */
3743 slot->enabled = 0;
3744 slot->addressed = 0;
3745 continue;
3746 }
37352df3
GH		 3747 assert(slot->uport && slot->uport->dev);
3748
f6969b9f 3749 for (epid = 1; epid <= 31; epid++) {
37352df3
GH		 3750 pctx = slot->ctx + 32 * epid;
3751 xhci_dma_read_u32s(xhci, pctx, ep_ctx, sizeof(ep_ctx));
3752 state = ep_ctx[0] & EP_STATE_MASK;
3753 if (state == EP_DISABLED) {
3754 continue;
3755 }
3756 epctx = xhci_alloc_epctx(xhci, slotid, epid);
3757 slot->eps[epid-1] = epctx;
3758 xhci_init_epctx(epctx, pctx, ep_ctx);
3759 epctx->state = state;
3760 if (state == EP_RUNNING) {
3761 /* kick endpoint after vmload is finished */
bc72ad67 3762 timer_mod(epctx->kick_timer, qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL));
37352df3
GH		 3763 }
3764 }
3765 }
3766
3767 for (intr = 0; intr < xhci->numintrs; intr++) {
3768 if (xhci->intr[intr].msix_used) {
9b7d3334 3769 msix_vector_use(pci_dev, intr);
37352df3 3770 } else {
9b7d3334 3771 msix_vector_unuse(pci_dev, intr);
37352df3
GH		 3772 }
3773 }
3774
3775 return 0;
3776}
3777
3778static const VMStateDescription vmstate_xhci_ring = {
3779 .name = "xhci-ring",
3780 .version_id = 1,
3781 .fields = (VMStateField[]) {
3782 VMSTATE_UINT64(dequeue, XHCIRing),
3783 VMSTATE_BOOL(ccs, XHCIRing),
3784 VMSTATE_END_OF_LIST()
3785 }
3786};
3787
3788static const VMStateDescription vmstate_xhci_port = {
3789 .name = "xhci-port",
3790 .version_id = 1,
3791 .fields = (VMStateField[]) {
3792 VMSTATE_UINT32(portsc, XHCIPort),
3793 VMSTATE_END_OF_LIST()
3794 }
3795};
3796
3797static const VMStateDescription vmstate_xhci_slot = {
3798 .name = "xhci-slot",
3799 .version_id = 1,
3800 .fields = (VMStateField[]) {
3801 VMSTATE_BOOL(enabled, XHCISlot),
3802 VMSTATE_BOOL(addressed, XHCISlot),
3803 VMSTATE_END_OF_LIST()
3804 }
3805};
3806
3807static const VMStateDescription vmstate_xhci_event = {
3808 .name = "xhci-event",
3809 .version_id = 1,
3810 .fields = (VMStateField[]) {
3811 VMSTATE_UINT32(type, XHCIEvent),
3812 VMSTATE_UINT32(ccode, XHCIEvent),
3813 VMSTATE_UINT64(ptr, XHCIEvent),
3814 VMSTATE_UINT32(length, XHCIEvent),
3815 VMSTATE_UINT32(flags, XHCIEvent),
3816 VMSTATE_UINT8(slotid, XHCIEvent),
3817 VMSTATE_UINT8(epid, XHCIEvent),
3afca1d6 3818 VMSTATE_END_OF_LIST()
37352df3
GH		 3819 }
3820};
3821
3822static bool xhci_er_full(void *opaque, int version_id)
3823{
3824 struct XHCIInterrupter *intr = opaque;
3825 return intr->er_full;
3826}
3827
3828static const VMStateDescription vmstate_xhci_intr = {
3829 .name = "xhci-intr",
3830 .version_id = 1,
3831 .fields = (VMStateField[]) {
3832 /* registers */
3833 VMSTATE_UINT32(iman, XHCIInterrupter),
3834 VMSTATE_UINT32(imod, XHCIInterrupter),
3835 VMSTATE_UINT32(erstsz, XHCIInterrupter),
3836 VMSTATE_UINT32(erstba_low, XHCIInterrupter),
3837 VMSTATE_UINT32(erstba_high, XHCIInterrupter),
3838 VMSTATE_UINT32(erdp_low, XHCIInterrupter),
3839 VMSTATE_UINT32(erdp_high, XHCIInterrupter),
3840
3841 /* state */
3842 VMSTATE_BOOL(msix_used, XHCIInterrupter),
3843 VMSTATE_BOOL(er_pcs, XHCIInterrupter),
3844 VMSTATE_UINT64(er_start, XHCIInterrupter),
3845 VMSTATE_UINT32(er_size, XHCIInterrupter),
3846 VMSTATE_UINT32(er_ep_idx, XHCIInterrupter),
3847
3848 /* event queue (used if ring is full) */
3849 VMSTATE_BOOL(er_full, XHCIInterrupter),
3850 VMSTATE_UINT32_TEST(ev_buffer_put, XHCIInterrupter, xhci_er_full),
3851 VMSTATE_UINT32_TEST(ev_buffer_get, XHCIInterrupter, xhci_er_full),
3852 VMSTATE_STRUCT_ARRAY_TEST(ev_buffer, XHCIInterrupter, EV_QUEUE,
3853 xhci_er_full, 1,
3854 vmstate_xhci_event, XHCIEvent),
3855
3856 VMSTATE_END_OF_LIST()
3857 }
3858};
3859
62c6ae04
HM		 3860static const VMStateDescription vmstate_xhci = {
3861 .name = "xhci",
37352df3
GH		 3862 .version_id = 1,
3863 .post_load = usb_xhci_post_load,
3864 .fields = (VMStateField[]) {
9b7d3334
AF		 3865 VMSTATE_PCIE_DEVICE(parent_obj, XHCIState),
3866 VMSTATE_MSIX(parent_obj, XHCIState),
37352df3
GH		 3867
3868 VMSTATE_STRUCT_VARRAY_UINT32(ports, XHCIState, numports, 1,
3869 vmstate_xhci_port, XHCIPort),
3870 VMSTATE_STRUCT_VARRAY_UINT32(slots, XHCIState, numslots, 1,
3871 vmstate_xhci_slot, XHCISlot),
3872 VMSTATE_STRUCT_VARRAY_UINT32(intr, XHCIState, numintrs, 1,
3873 vmstate_xhci_intr, XHCIInterrupter),
3874
3875 /* Operational Registers */
3876 VMSTATE_UINT32(usbcmd, XHCIState),
3877 VMSTATE_UINT32(usbsts, XHCIState),
3878 VMSTATE_UINT32(dnctrl, XHCIState),
3879 VMSTATE_UINT32(crcr_low, XHCIState),
3880 VMSTATE_UINT32(crcr_high, XHCIState),
3881 VMSTATE_UINT32(dcbaap_low, XHCIState),
3882 VMSTATE_UINT32(dcbaap_high, XHCIState),
3883 VMSTATE_UINT32(config, XHCIState),
3884
3885 /* Runtime Registers & state */
3886 VMSTATE_INT64(mfindex_start, XHCIState),
e720677e 3887 VMSTATE_TIMER_PTR(mfwrap_timer, XHCIState),
37352df3
GH		 3888 VMSTATE_STRUCT(cmd_ring, XHCIState, 1, vmstate_xhci_ring, XHCIRing),
3889
3890 VMSTATE_END_OF_LIST()
3891 }
62c6ae04
HM		 3892};
3893
39bffca2 3894static Property xhci_properties[] = {
290fd20d
C		 3895 DEFINE_PROP_ON_OFF_AUTO("msi", XHCIState, msi, ON_OFF_AUTO_AUTO),
3896 DEFINE_PROP_ON_OFF_AUTO("msix", XHCIState, msix, ON_OFF_AUTO_AUTO),
7bafd888
GH		 3897 DEFINE_PROP_BIT("superspeed-ports-first",
3898 XHCIState, flags, XHCI_FLAG_SS_FIRST, true),
e6043e92
DDAG		 3899 DEFINE_PROP_BIT("force-pcie-endcap", XHCIState, flags,
3900 XHCI_FLAG_FORCE_PCIE_ENDCAP, false),
2aa6bfcb
GH		 3901 DEFINE_PROP_BIT("streams", XHCIState, flags,
3902 XHCI_FLAG_ENABLE_STREAMS, true),
91062ae0
GH		 3903 DEFINE_PROP_UINT32("intrs", XHCIState, numintrs, MAXINTRS),
3904 DEFINE_PROP_UINT32("slots", XHCIState, numslots, MAXSLOTS),
3905 DEFINE_PROP_UINT32("p2", XHCIState, numports_2, 4),
3906 DEFINE_PROP_UINT32("p3", XHCIState, numports_3, 4),
39bffca2
AL		 3907 DEFINE_PROP_END_OF_LIST(),
3908};
3909
40021f08
AL		 3910static void xhci_class_init(ObjectClass *klass, void *data)
3911{
3912 PCIDeviceClass *k = PCI_DEVICE_CLASS(klass);
39bffca2 3913 DeviceClass *dc = DEVICE_CLASS(klass);
40021f08 3914
39bffca2
AL		 3915 dc->vmsd = &vmstate_xhci;
3916 dc->props = xhci_properties;
64619739 3917 dc->reset = xhci_reset;
125ee0ed 3918 set_bit(DEVICE_CATEGORY_USB, dc->categories);
9af21dbe 3919 k->realize = usb_xhci_realize;
53c30545 3920 k->exit = usb_xhci_exit;
40021f08
AL		 3921 k->vendor_id = PCI_VENDOR_ID_NEC;
3922 k->device_id = PCI_DEVICE_ID_NEC_UPD720200;
3923 k->class_id = PCI_CLASS_SERIAL_USB;
3924 k->revision = 0x03;
3925 k->is_express = 1;
40021f08
AL		 3926}
3927
8c43a6f0 3928static const TypeInfo xhci_info = {
37034575 3929 .name = TYPE_XHCI,
39bffca2
AL		 3930 .parent = TYPE_PCI_DEVICE,
3931 .instance_size = sizeof(XHCIState),
3932 .class_init = xhci_class_init,
62c6ae04
HM		 3933};
3934
83f7d43a 3935static void xhci_register_types(void)
62c6ae04 3936{
39bffca2 3937 type_register_static(&xhci_info);
62c6ae04 3938}
83f7d43a
AF		 3939
3940type_init(xhci_register_types)
QEMU mirror