]> git.proxmox.com Git - mirror_qemu.git/blame - hw/vga.c
projects / mirror_qemu.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Fix memory dirty getting API change fallout
[mirror_qemu.git] / hw / vga.c
CommitLineData
e89f66ec 1/*
4fa0f5d2 2 * QEMU VGA Emulator.
5fafdf24 3 *
e89f66ec 4 * Copyright (c) 2003 Fabrice Bellard
5fafdf24 5 *
e89f66ec
FB		 6 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 * of this software and associated documentation files (the "Software"), to deal
8 * in the Software without restriction, including without limitation the rights
9 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 * copies of the Software, and to permit persons to whom the Software is
11 * furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 * THE SOFTWARE.
23 */
87ecb68b 24#include "hw.h"
5e55efc9 25#include "vga.h"
87ecb68b
PB		 26#include "console.h"
27#include "pc.h"
28#include "pci.h"
798b0c25 29#include "vga_int.h"
94470844 30#include "pixel_ops.h"
cb5a7aa8 31#include "qemu-timer.h"
c65adf9b 32#include "xen.h"
e89f66ec 33
e89f66ec 34//#define DEBUG_VGA
17b0018b 35//#define DEBUG_VGA_MEM
a41bc9af
FB		 36//#define DEBUG_VGA_REG
37
4fa0f5d2
FB		 38//#define DEBUG_BOCHS_VBE
39
47c012e2
BS		 40/*
41 * Video Graphics Array (VGA)
42 *
43 * Chipset docs for original IBM VGA:
44 * http://www.mcamafia.de/pdf/ibm_vgaxga_trm2.pdf
45 *
46 * FreeVGA site:
47 * http://www.osdever.net/FreeVGA/home.htm
48 *
49 * Standard VGA features and Bochs VBE extensions are implemented.
50 */
51
e89f66ec 52/* force some bits to zero */
798b0c25 53const uint8_t sr_mask[8] = {
9e622b15
BS		 54 0x03,
55 0x3d,
56 0x0f,
57 0x3f,
58 0x0e,
59 0x00,
60 0x00,
61 0xff,
e89f66ec
FB		 62};
63
798b0c25 64const uint8_t gr_mask[16] = {
9e622b15
BS		 65 0x0f, /* 0x00 */
66 0x0f, /* 0x01 */
67 0x0f, /* 0x02 */
68 0x1f, /* 0x03 */
69 0x03, /* 0x04 */
70 0x7b, /* 0x05 */
71 0x0f, /* 0x06 */
72 0x0f, /* 0x07 */
73 0xff, /* 0x08 */
74 0x00, /* 0x09 */
75 0x00, /* 0x0a */
76 0x00, /* 0x0b */
77 0x00, /* 0x0c */
78 0x00, /* 0x0d */
79 0x00, /* 0x0e */
80 0x00, /* 0x0f */
e89f66ec
FB		 81};
82
83#define cbswap_32(__x) \
84((uint32_t)( \
85 (((uint32_t)(__x) & (uint32_t)0x000000ffUL) << 24) | \
86 (((uint32_t)(__x) & (uint32_t)0x0000ff00UL) << 8) | \
87 (((uint32_t)(__x) & (uint32_t)0x00ff0000UL) >> 8) | \
88 (((uint32_t)(__x) & (uint32_t)0xff000000UL) >> 24) ))
89
e2542fe2 90#ifdef HOST_WORDS_BIGENDIAN
e89f66ec
FB		 91#define PAT(x) cbswap_32(x)
92#else
93#define PAT(x) (x)
94#endif
95
e2542fe2 96#ifdef HOST_WORDS_BIGENDIAN
b8ed223b
FB		 97#define BIG 1
98#else
99#define BIG 0
100#endif
101
e2542fe2 102#ifdef HOST_WORDS_BIGENDIAN
b8ed223b
FB		 103#define GET_PLANE(data, p) (((data) >> (24 - (p) * 8)) & 0xff)
104#else
105#define GET_PLANE(data, p) (((data) >> ((p) * 8)) & 0xff)
106#endif
107
e89f66ec
FB		 108static const uint32_t mask16[16] = {
109 PAT(0x00000000),
110 PAT(0x000000ff),
111 PAT(0x0000ff00),
112 PAT(0x0000ffff),
113 PAT(0x00ff0000),
114 PAT(0x00ff00ff),
115 PAT(0x00ffff00),
116 PAT(0x00ffffff),
117 PAT(0xff000000),
118 PAT(0xff0000ff),
119 PAT(0xff00ff00),
120 PAT(0xff00ffff),
121 PAT(0xffff0000),
122 PAT(0xffff00ff),
123 PAT(0xffffff00),
124 PAT(0xffffffff),
125};
126
127#undef PAT
128
e2542fe2 129#ifdef HOST_WORDS_BIGENDIAN
e89f66ec
FB		 130#define PAT(x) (x)
131#else
132#define PAT(x) cbswap_32(x)
133#endif
134
135static const uint32_t dmask16[16] = {
136 PAT(0x00000000),
137 PAT(0x000000ff),
138 PAT(0x0000ff00),
139 PAT(0x0000ffff),
140 PAT(0x00ff0000),
141 PAT(0x00ff00ff),
142 PAT(0x00ffff00),
143 PAT(0x00ffffff),
144 PAT(0xff000000),
145 PAT(0xff0000ff),
146 PAT(0xff00ff00),
147 PAT(0xff00ffff),
148 PAT(0xffff0000),
149 PAT(0xffff00ff),
150 PAT(0xffffff00),
151 PAT(0xffffffff),
152};
153
154static const uint32_t dmask4[4] = {
155 PAT(0x00000000),
156 PAT(0x0000ffff),
157 PAT(0xffff0000),
158 PAT(0xffffffff),
159};
160
161static uint32_t expand4[256];
162static uint16_t expand2[256];
17b0018b 163static uint8_t expand4to8[16];
e89f66ec 164
95219897 165static void vga_screen_dump(void *opaque, const char *filename);
2313e998 166static const char *screen_dump_filename;
04a52b41 167static DisplayChangeListener *screen_dump_dcl;
95219897 168
80763888
JK		 169static void vga_update_memory_access(VGACommonState *s)
170{
171 MemoryRegion *region, *old_region = s->chain4_alias;
172 target_phys_addr_t base, offset, size;
173
174 s->chain4_alias = NULL;
175
5e55efc9
BS		 176 if ((s->sr[VGA_SEQ_PLANE_WRITE] & VGA_SR02_ALL_PLANES) ==
177 VGA_SR02_ALL_PLANES && s->sr[VGA_SEQ_MEMORY_MODE] & VGA_SR04_CHN_4M) {
80763888 178 offset = 0;
5e55efc9 179 switch ((s->gr[VGA_GFX_MISC] >> 2) & 3) {
80763888
JK		 180 case 0:
181 base = 0xa0000;
182 size = 0x20000;
183 break;
184 case 1:
185 base = 0xa0000;
186 size = 0x10000;
187 offset = s->bank_offset;
188 break;
189 case 2:
190 base = 0xb0000;
191 size = 0x8000;
192 break;
193 case 3:
f065aa0a 194 default:
80763888
JK		 195 base = 0xb8000;
196 size = 0x8000;
197 break;
198 }
71579cae 199 base += isa_mem_base;
80763888
JK		 200 region = g_malloc(sizeof(*region));
201 memory_region_init_alias(region, "vga.chain4", &s->vram, offset, size);
202 memory_region_add_subregion_overlap(s->legacy_address_space, base,
203 region, 2);
204 s->chain4_alias = region;
205 }
206 if (old_region) {
207 memory_region_del_subregion(s->legacy_address_space, old_region);
208 memory_region_destroy(old_region);
209 g_free(old_region);
210 s->plane_updated = 0xf;
211 }
212}
213
cedd91d2 214static void vga_dumb_update_retrace_info(VGACommonState *s)
cb5a7aa8 215{
216 (void) s;
217}
218
cedd91d2 219static void vga_precise_update_retrace_info(VGACommonState *s)
cb5a7aa8 220{
221 int htotal_chars;
222 int hretr_start_char;
223 int hretr_skew_chars;
224 int hretr_end_char;
225
226 int vtotal_lines;
227 int vretr_start_line;
228 int vretr_end_line;
229
7f5b7d3e
BS		 230 int dots;
231#if 0
232 int div2, sldiv2;
233#endif
cb5a7aa8 234 int clocking_mode;
235 int clock_sel;
b0f74c87 236 const int clk_hz[] = {25175000, 28322000, 25175000, 25175000};
cb5a7aa8 237 int64_t chars_per_sec;
238 struct vga_precise_retrace *r = &s->retrace_info.precise;
239
5e55efc9
BS		 240 htotal_chars = s->cr[VGA_CRTC_H_TOTAL] + 5;
241 hretr_start_char = s->cr[VGA_CRTC_H_SYNC_START];
242 hretr_skew_chars = (s->cr[VGA_CRTC_H_SYNC_END] >> 5) & 3;
243 hretr_end_char = s->cr[VGA_CRTC_H_SYNC_END] & 0x1f;
cb5a7aa8 244
5e55efc9
BS		 245 vtotal_lines = (s->cr[VGA_CRTC_V_TOTAL] |
246 (((s->cr[VGA_CRTC_OVERFLOW] & 1) |
247 ((s->cr[VGA_CRTC_OVERFLOW] >> 4) & 2)) << 8)) + 2;
248 vretr_start_line = s->cr[VGA_CRTC_V_SYNC_START] |
249 ((((s->cr[VGA_CRTC_OVERFLOW] >> 2) & 1) |
250 ((s->cr[VGA_CRTC_OVERFLOW] >> 6) & 2)) << 8);
251 vretr_end_line = s->cr[VGA_CRTC_V_SYNC_END] & 0xf;
cb5a7aa8 252
5e55efc9 253 clocking_mode = (s->sr[VGA_SEQ_CLOCK_MODE] >> 3) & 1;
cb5a7aa8 254 clock_sel = (s->msr >> 2) & 3;
f87fc09b 255 dots = (s->msr & 1) ? 8 : 9;
cb5a7aa8 256
b0f74c87 257 chars_per_sec = clk_hz[clock_sel] / dots;
cb5a7aa8 258
259 htotal_chars <<= clocking_mode;
260
261 r->total_chars = vtotal_lines * htotal_chars;
cb5a7aa8 262 if (r->freq) {
6ee093c9 263 r->ticks_per_char = get_ticks_per_sec() / (r->total_chars * r->freq);
cb5a7aa8 264 } else {
6ee093c9 265 r->ticks_per_char = get_ticks_per_sec() / chars_per_sec;
cb5a7aa8 266 }
267
268 r->vstart = vretr_start_line;
269 r->vend = r->vstart + vretr_end_line + 1;
270
271 r->hstart = hretr_start_char + hretr_skew_chars;
272 r->hend = r->hstart + hretr_end_char + 1;
273 r->htotal = htotal_chars;
274
f87fc09b 275#if 0
5e55efc9
BS		 276 div2 = (s->cr[VGA_CRTC_MODE] >> 2) & 1;
277 sldiv2 = (s->cr[VGA_CRTC_MODE] >> 3) & 1;
cb5a7aa8 278 printf (
f87fc09b 279 "hz=%f\n"
cb5a7aa8 280 "htotal = %d\n"
281 "hretr_start = %d\n"
282 "hretr_skew = %d\n"
283 "hretr_end = %d\n"
284 "vtotal = %d\n"
285 "vretr_start = %d\n"
286 "vretr_end = %d\n"
287 "div2 = %d sldiv2 = %d\n"
288 "clocking_mode = %d\n"
289 "clock_sel = %d %d\n"
290 "dots = %d\n"
0bfcd599 291 "ticks/char = %" PRId64 "\n"
cb5a7aa8 292 "\n",
6ee093c9 293 (double) get_ticks_per_sec() / (r->ticks_per_char * r->total_chars),
cb5a7aa8 294 htotal_chars,
295 hretr_start_char,
296 hretr_skew_chars,
297 hretr_end_char,
298 vtotal_lines,
299 vretr_start_line,
300 vretr_end_line,
301 div2, sldiv2,
302 clocking_mode,
303 clock_sel,
b0f74c87 304 clk_hz[clock_sel],
cb5a7aa8 305 dots,
306 r->ticks_per_char
307 );
308#endif
309}
310
cedd91d2 311static uint8_t vga_precise_retrace(VGACommonState *s)
cb5a7aa8 312{
313 struct vga_precise_retrace *r = &s->retrace_info.precise;
314 uint8_t val = s->st01 & ~(ST01_V_RETRACE | ST01_DISP_ENABLE);
315
316 if (r->total_chars) {
317 int cur_line, cur_line_char, cur_char;
318 int64_t cur_tick;
319
74475455 320 cur_tick = qemu_get_clock_ns(vm_clock);
cb5a7aa8 321
322 cur_char = (cur_tick / r->ticks_per_char) % r->total_chars;
323 cur_line = cur_char / r->htotal;
324
325 if (cur_line >= r->vstart && cur_line <= r->vend) {
326 val |= ST01_V_RETRACE | ST01_DISP_ENABLE;
f87fc09b 327 } else {
328 cur_line_char = cur_char % r->htotal;
329 if (cur_line_char >= r->hstart && cur_line_char <= r->hend) {
330 val |= ST01_DISP_ENABLE;
331 }
cb5a7aa8 332 }
333
334 return val;
335 } else {
336 return s->st01 ^ (ST01_V_RETRACE | ST01_DISP_ENABLE);
337 }
338}
339
cedd91d2 340static uint8_t vga_dumb_retrace(VGACommonState *s)
cb5a7aa8 341{
342 return s->st01 ^ (ST01_V_RETRACE | ST01_DISP_ENABLE);
343}
344
25a18cbd
JQ		 345int vga_ioport_invalid(VGACommonState *s, uint32_t addr)
346{
5e55efc9 347 if (s->msr & VGA_MIS_COLOR) {
25a18cbd
JQ		 348 /* Color */
349 return (addr >= 0x3b0 && addr <= 0x3bf);
350 } else {
351 /* Monochrome */
352 return (addr >= 0x3d0 && addr <= 0x3df);
353 }
354}
355
43bf782b 356uint32_t vga_ioport_read(void *opaque, uint32_t addr)
e89f66ec 357{
43bf782b 358 VGACommonState *s = opaque;
e89f66ec
FB		 359 int val, index;
360
25a18cbd 361 if (vga_ioport_invalid(s, addr)) {
e89f66ec
FB		 362 val = 0xff;
363 } else {
364 switch(addr) {
5e55efc9 365 case VGA_ATT_W:
e89f66ec
FB		 366 if (s->ar_flip_flop == 0) {
367 val = s->ar_index;
368 } else {
369 val = 0;
370 }
371 break;
5e55efc9 372 case VGA_ATT_R:
e89f66ec 373 index = s->ar_index & 0x1f;
5e55efc9 374 if (index < VGA_ATT_C) {
e89f66ec 375 val = s->ar[index];
5e55efc9 376 } else {
e89f66ec 377 val = 0;
5e55efc9 378 }
e89f66ec 379 break;
5e55efc9 380 case VGA_MIS_W:
e89f66ec
FB		 381 val = s->st00;
382 break;
5e55efc9 383 case VGA_SEQ_I:
e89f66ec
FB		 384 val = s->sr_index;
385 break;
5e55efc9 386 case VGA_SEQ_D:
e89f66ec 387 val = s->sr[s->sr_index];
a41bc9af
FB		 388#ifdef DEBUG_VGA_REG
389 printf("vga: read SR%x = 0x%02x\n", s->sr_index, val);
390#endif
e89f66ec 391 break;
5e55efc9 392 case VGA_PEL_IR:
e89f66ec
FB		 393 val = s->dac_state;
394 break;
5e55efc9 395 case VGA_PEL_IW:
e9b43ea3
JQ		 396 val = s->dac_write_index;
397 break;
5e55efc9 398 case VGA_PEL_D:
e89f66ec
FB		 399 val = s->palette[s->dac_read_index * 3 + s->dac_sub_index];
400 if (++s->dac_sub_index == 3) {
401 s->dac_sub_index = 0;
402 s->dac_read_index++;
403 }
404 break;
5e55efc9 405 case VGA_FTC_R:
e89f66ec
FB		 406 val = s->fcr;
407 break;
5e55efc9 408 case VGA_MIS_R:
e89f66ec
FB		 409 val = s->msr;
410 break;
5e55efc9 411 case VGA_GFX_I:
e89f66ec
FB		 412 val = s->gr_index;
413 break;
5e55efc9 414 case VGA_GFX_D:
e89f66ec 415 val = s->gr[s->gr_index];
a41bc9af
FB		 416#ifdef DEBUG_VGA_REG
417 printf("vga: read GR%x = 0x%02x\n", s->gr_index, val);
418#endif
e89f66ec 419 break;
5e55efc9
BS		 420 case VGA_CRT_IM:
421 case VGA_CRT_IC:
e89f66ec
FB		 422 val = s->cr_index;
423 break;
5e55efc9
BS		 424 case VGA_CRT_DM:
425 case VGA_CRT_DC:
e89f66ec 426 val = s->cr[s->cr_index];
a41bc9af
FB		 427#ifdef DEBUG_VGA_REG
428 printf("vga: read CR%x = 0x%02x\n", s->cr_index, val);
a41bc9af 429#endif
e89f66ec 430 break;
5e55efc9
BS		 431 case VGA_IS1_RM:
432 case VGA_IS1_RC:
e89f66ec 433 /* just toggle to fool polling */
cb5a7aa8 434 val = s->st01 = s->retrace(s);
e89f66ec
FB		 435 s->ar_flip_flop = 0;
436 break;
437 default:
438 val = 0x00;
439 break;
440 }
441 }
4fa0f5d2 442#if defined(DEBUG_VGA)
e89f66ec
FB		 443 printf("VGA: read addr=0x%04x data=0x%02x\n", addr, val);
444#endif
445 return val;
446}
447
43bf782b 448void vga_ioport_write(void *opaque, uint32_t addr, uint32_t val)
e89f66ec 449{
43bf782b 450 VGACommonState *s = opaque;
5467a722 451 int index;
e89f66ec
FB		 452
453 /* check port range access depending on color/monochrome mode */
25a18cbd 454 if (vga_ioport_invalid(s, addr)) {
e89f66ec 455 return;
25a18cbd 456 }
e89f66ec
FB		 457#ifdef DEBUG_VGA
458 printf("VGA: write addr=0x%04x data=0x%02x\n", addr, val);
459#endif
460
461 switch(addr) {
5e55efc9 462 case VGA_ATT_W:
e89f66ec
FB		 463 if (s->ar_flip_flop == 0) {
464 val &= 0x3f;
465 s->ar_index = val;
466 } else {
467 index = s->ar_index & 0x1f;
468 switch(index) {
5e55efc9 469 case VGA_ATC_PALETTE0 ... VGA_ATC_PALETTEF:
e89f66ec
FB		 470 s->ar[index] = val & 0x3f;
471 break;
5e55efc9 472 case VGA_ATC_MODE:
e89f66ec
FB		 473 s->ar[index] = val & ~0x10;
474 break;
5e55efc9 475 case VGA_ATC_OVERSCAN:
e89f66ec
FB		 476 s->ar[index] = val;
477 break;
5e55efc9 478 case VGA_ATC_PLANE_ENABLE:
e89f66ec
FB		 479 s->ar[index] = val & ~0xc0;
480 break;
5e55efc9 481 case VGA_ATC_PEL:
e89f66ec
FB		 482 s->ar[index] = val & ~0xf0;
483 break;
5e55efc9 484 case VGA_ATC_COLOR_PAGE:
e89f66ec
FB		 485 s->ar[index] = val & ~0xf0;
486 break;
487 default:
488 break;
489 }
490 }
491 s->ar_flip_flop ^= 1;
492 break;
5e55efc9 493 case VGA_MIS_W:
e89f66ec 494 s->msr = val & ~0x10;
cb5a7aa8 495 s->update_retrace_info(s);
e89f66ec 496 break;
5e55efc9 497 case VGA_SEQ_I:
e89f66ec
FB		 498 s->sr_index = val & 7;
499 break;
5e55efc9 500 case VGA_SEQ_D:
a41bc9af
FB		 501#ifdef DEBUG_VGA_REG
502 printf("vga: write SR%x = 0x%02x\n", s->sr_index, val);
503#endif
e89f66ec 504 s->sr[s->sr_index] = val & sr_mask[s->sr_index];
5e55efc9
BS		 505 if (s->sr_index == VGA_SEQ_CLOCK_MODE) {
506 s->update_retrace_info(s);
507 }
80763888 508 vga_update_memory_access(s);
e89f66ec 509 break;
5e55efc9 510 case VGA_PEL_IR:
e89f66ec
FB		 511 s->dac_read_index = val;
512 s->dac_sub_index = 0;
513 s->dac_state = 3;
514 break;
5e55efc9 515 case VGA_PEL_IW:
e89f66ec
FB		 516 s->dac_write_index = val;
517 s->dac_sub_index = 0;
518 s->dac_state = 0;
519 break;
5e55efc9 520 case VGA_PEL_D:
e89f66ec
FB		 521 s->dac_cache[s->dac_sub_index] = val;
522 if (++s->dac_sub_index == 3) {
523 memcpy(&s->palette[s->dac_write_index * 3], s->dac_cache, 3);
524 s->dac_sub_index = 0;
525 s->dac_write_index++;
526 }
527 break;
5e55efc9 528 case VGA_GFX_I:
e89f66ec
FB		 529 s->gr_index = val & 0x0f;
530 break;
5e55efc9 531 case VGA_GFX_D:
a41bc9af
FB		 532#ifdef DEBUG_VGA_REG
533 printf("vga: write GR%x = 0x%02x\n", s->gr_index, val);
534#endif
e89f66ec 535 s->gr[s->gr_index] = val & gr_mask[s->gr_index];
80763888 536 vga_update_memory_access(s);
e89f66ec 537 break;
5e55efc9
BS		 538 case VGA_CRT_IM:
539 case VGA_CRT_IC:
e89f66ec
FB		 540 s->cr_index = val;
541 break;
5e55efc9
BS		 542 case VGA_CRT_DM:
543 case VGA_CRT_DC:
a41bc9af
FB		 544#ifdef DEBUG_VGA_REG
545 printf("vga: write CR%x = 0x%02x\n", s->cr_index, val);
546#endif
e89f66ec 547 /* handle CR0-7 protection */
5e55efc9
BS		 548 if ((s->cr[VGA_CRTC_V_SYNC_END] & VGA_CR11_LOCK_CR0_CR7) &&
549 s->cr_index <= VGA_CRTC_OVERFLOW) {
e89f66ec 550 /* can always write bit 4 of CR7 */
5e55efc9
BS		 551 if (s->cr_index == VGA_CRTC_OVERFLOW) {
552 s->cr[VGA_CRTC_OVERFLOW] = (s->cr[VGA_CRTC_OVERFLOW] & ~0x10) |
553 (val & 0x10);
554 }
e89f66ec
FB		 555 return;
556 }
a46007a0 557 s->cr[s->cr_index] = val;
cb5a7aa8 558
559 switch(s->cr_index) {
5e55efc9
BS		 560 case VGA_CRTC_H_TOTAL:
561 case VGA_CRTC_H_SYNC_START:
562 case VGA_CRTC_H_SYNC_END:
563 case VGA_CRTC_V_TOTAL:
564 case VGA_CRTC_OVERFLOW:
565 case VGA_CRTC_V_SYNC_END:
566 case VGA_CRTC_MODE:
cb5a7aa8 567 s->update_retrace_info(s);
568 break;
569 }
e89f66ec 570 break;
5e55efc9
BS		 571 case VGA_IS1_RM:
572 case VGA_IS1_RC:
e89f66ec
FB		 573 s->fcr = val & 0x10;
574 break;
575 }
576}
577
4fa0f5d2 578#ifdef CONFIG_BOCHS_VBE
09a79b49 579static uint32_t vbe_ioport_read_index(void *opaque, uint32_t addr)
4fa0f5d2 580{
cedd91d2 581 VGACommonState *s = opaque;
4fa0f5d2 582 uint32_t val;
09a79b49
FB		 583 val = s->vbe_index;
584 return val;
585}
4fa0f5d2 586
09a79b49
FB		 587static uint32_t vbe_ioport_read_data(void *opaque, uint32_t addr)
588{
cedd91d2 589 VGACommonState *s = opaque;
09a79b49
FB		 590 uint32_t val;
591
af92284b 592 if (s->vbe_index < VBE_DISPI_INDEX_NB) {
8454df8b
FB		 593 if (s->vbe_regs[VBE_DISPI_INDEX_ENABLE] & VBE_DISPI_GETCAPS) {
594 switch(s->vbe_index) {
595 /* XXX: do not hardcode ? */
596 case VBE_DISPI_INDEX_XRES:
597 val = VBE_DISPI_MAX_XRES;
598 break;
599 case VBE_DISPI_INDEX_YRES:
600 val = VBE_DISPI_MAX_YRES;
601 break;
602 case VBE_DISPI_INDEX_BPP:
603 val = VBE_DISPI_MAX_BPP;
604 break;
605 default:
5fafdf24 606 val = s->vbe_regs[s->vbe_index];
8454df8b
FB		 607 break;
608 }
609 } else {
5fafdf24 610 val = s->vbe_regs[s->vbe_index];
8454df8b 611 }
af92284b
GH		 612 } else if (s->vbe_index == VBE_DISPI_INDEX_VIDEO_MEMORY_64K) {
613 val = s->vram_size / (64 * 1024);
8454df8b 614 } else {
09a79b49 615 val = 0;
8454df8b 616 }
4fa0f5d2 617#ifdef DEBUG_BOCHS_VBE
09a79b49 618 printf("VBE: read index=0x%x val=0x%x\n", s->vbe_index, val);
4fa0f5d2 619#endif
4fa0f5d2
FB		 620 return val;
621}
622
09a79b49
FB		 623static void vbe_ioport_write_index(void *opaque, uint32_t addr, uint32_t val)
624{
cedd91d2 625 VGACommonState *s = opaque;
09a79b49
FB		 626 s->vbe_index = val;
627}
628
629static void vbe_ioport_write_data(void *opaque, uint32_t addr, uint32_t val)
4fa0f5d2 630{
cedd91d2 631 VGACommonState *s = opaque;
4fa0f5d2 632
09a79b49 633 if (s->vbe_index <= VBE_DISPI_INDEX_NB) {
4fa0f5d2
FB		 634#ifdef DEBUG_BOCHS_VBE
635 printf("VBE: write index=0x%x val=0x%x\n", s->vbe_index, val);
636#endif
637 switch(s->vbe_index) {
638 case VBE_DISPI_INDEX_ID:
cae61cef
FB		 639 if (val == VBE_DISPI_ID0 ||
640 val == VBE_DISPI_ID1 ||
37dd208d
FB		 641 val == VBE_DISPI_ID2 ||
642 val == VBE_DISPI_ID3 ||
643 val == VBE_DISPI_ID4) {
cae61cef
FB		 644 s->vbe_regs[s->vbe_index] = val;
645 }
4fa0f5d2
FB		 646 break;
647 case VBE_DISPI_INDEX_XRES:
cae61cef
FB		 648 if ((val <= VBE_DISPI_MAX_XRES) && ((val & 7) == 0)) {
649 s->vbe_regs[s->vbe_index] = val;
650 }
4fa0f5d2
FB		 651 break;
652 case VBE_DISPI_INDEX_YRES:
cae61cef
FB		 653 if (val <= VBE_DISPI_MAX_YRES) {
654 s->vbe_regs[s->vbe_index] = val;
655 }
4fa0f5d2
FB		 656 break;
657 case VBE_DISPI_INDEX_BPP:
658 if (val == 0)
659 val = 8;
5fafdf24 660 if (val == 4 || val == 8 || val == 15 ||
cae61cef
FB		 661 val == 16 || val == 24 || val == 32) {
662 s->vbe_regs[s->vbe_index] = val;
663 }
4fa0f5d2
FB		 664 break;
665 case VBE_DISPI_INDEX_BANK:
42fc925e
FB		 666 if (s->vbe_regs[VBE_DISPI_INDEX_BPP] == 4) {
667 val &= (s->vbe_bank_mask >> 2);
668 } else {
669 val &= s->vbe_bank_mask;
670 }
cae61cef 671 s->vbe_regs[s->vbe_index] = val;
26aa7d72 672 s->bank_offset = (val << 16);
80763888 673 vga_update_memory_access(s);
4fa0f5d2
FB		 674 break;
675 case VBE_DISPI_INDEX_ENABLE:
8454df8b
FB		 676 if ((val & VBE_DISPI_ENABLED) &&
677 !(s->vbe_regs[VBE_DISPI_INDEX_ENABLE] & VBE_DISPI_ENABLED)) {
4fa0f5d2
FB		 678 int h, shift_control;
679
5fafdf24 680 s->vbe_regs[VBE_DISPI_INDEX_VIRT_WIDTH] =
4fa0f5d2 681 s->vbe_regs[VBE_DISPI_INDEX_XRES];
5fafdf24 682 s->vbe_regs[VBE_DISPI_INDEX_VIRT_HEIGHT] =
4fa0f5d2
FB		 683 s->vbe_regs[VBE_DISPI_INDEX_YRES];
684 s->vbe_regs[VBE_DISPI_INDEX_X_OFFSET] = 0;
685 s->vbe_regs[VBE_DISPI_INDEX_Y_OFFSET] = 0;
3b46e624 686
4fa0f5d2
FB		 687 if (s->vbe_regs[VBE_DISPI_INDEX_BPP] == 4)
688 s->vbe_line_offset = s->vbe_regs[VBE_DISPI_INDEX_XRES] >> 1;
689 else
5fafdf24 690 s->vbe_line_offset = s->vbe_regs[VBE_DISPI_INDEX_XRES] *
4fa0f5d2
FB		 691 ((s->vbe_regs[VBE_DISPI_INDEX_BPP] + 7) >> 3);
692 s->vbe_start_addr = 0;
8454df8b 693
4fa0f5d2
FB		 694 /* clear the screen (should be done in BIOS) */
695 if (!(val & VBE_DISPI_NOCLEARMEM)) {
5fafdf24 696 memset(s->vram_ptr, 0,
4fa0f5d2
FB		 697 s->vbe_regs[VBE_DISPI_INDEX_YRES] * s->vbe_line_offset);
698 }
3b46e624 699
cae61cef
FB		 700 /* we initialize the VGA graphic mode (should be done
701 in BIOS) */
5e55efc9
BS		 702 /* graphic mode + memory map 1 */
703 s->gr[VGA_GFX_MISC] = (s->gr[VGA_GFX_MISC] & ~0x0c) | 0x04 |
704 VGA_GR06_GRAPHICS_MODE;
705 s->cr[VGA_CRTC_MODE] |= 3; /* no CGA modes */
706 s->cr[VGA_CRTC_OFFSET] = s->vbe_line_offset >> 3;
4fa0f5d2 707 /* width */
5e55efc9
BS		 708 s->cr[VGA_CRTC_H_DISP] =
709 (s->vbe_regs[VBE_DISPI_INDEX_XRES] >> 3) - 1;
8454df8b 710 /* height (only meaningful if < 1024) */
4fa0f5d2 711 h = s->vbe_regs[VBE_DISPI_INDEX_YRES] - 1;
5e55efc9
BS		 712 s->cr[VGA_CRTC_V_DISP_END] = h;
713 s->cr[VGA_CRTC_OVERFLOW] = (s->cr[VGA_CRTC_OVERFLOW] & ~0x42) |
4fa0f5d2
FB		 714 ((h >> 7) & 0x02) | ((h >> 3) & 0x40);
715 /* line compare to 1023 */
5e55efc9
BS		 716 s->cr[VGA_CRTC_LINE_COMPARE] = 0xff;
717 s->cr[VGA_CRTC_OVERFLOW] |= 0x10;
718 s->cr[VGA_CRTC_MAX_SCAN] |= 0x40;
3b46e624 719
4fa0f5d2
FB		 720 if (s->vbe_regs[VBE_DISPI_INDEX_BPP] == 4) {
721 shift_control = 0;
5e55efc9 722 s->sr[VGA_SEQ_CLOCK_MODE] &= ~8; /* no double line */
4fa0f5d2
FB		 723 } else {
724 shift_control = 2;
5e55efc9
BS		 725 /* set chain 4 mode */
726 s->sr[VGA_SEQ_MEMORY_MODE] |= VGA_SR04_CHN_4M;
727 /* activate all planes */
728 s->sr[VGA_SEQ_PLANE_WRITE] |= VGA_SR02_ALL_PLANES;
4fa0f5d2 729 }
5e55efc9
BS		 730 s->gr[VGA_GFX_MODE] = (s->gr[VGA_GFX_MODE] & ~0x60) |
731 (shift_control << 5);
732 s->cr[VGA_CRTC_MAX_SCAN] &= ~0x9f; /* no double scan */
cae61cef
FB		 733 } else {
734 /* XXX: the bios should do that */
26aa7d72 735 s->bank_offset = 0;
cae61cef 736 }
37dd208d 737 s->dac_8bit = (val & VBE_DISPI_8BIT_DAC) > 0;
141253b2 738 s->vbe_regs[s->vbe_index] = val;
80763888 739 vga_update_memory_access(s);
cae61cef
FB		 740 break;
741 case VBE_DISPI_INDEX_VIRT_WIDTH:
742 {
743 int w, h, line_offset;
744
745 if (val < s->vbe_regs[VBE_DISPI_INDEX_XRES])
746 return;
747 w = val;
748 if (s->vbe_regs[VBE_DISPI_INDEX_BPP] == 4)
749 line_offset = w >> 1;
750 else
751 line_offset = w * ((s->vbe_regs[VBE_DISPI_INDEX_BPP] + 7) >> 3);
752 h = s->vram_size / line_offset;
753 /* XXX: support weird bochs semantics ? */
754 if (h < s->vbe_regs[VBE_DISPI_INDEX_YRES])
755 return;
756 s->vbe_regs[VBE_DISPI_INDEX_VIRT_WIDTH] = w;
757 s->vbe_regs[VBE_DISPI_INDEX_VIRT_HEIGHT] = h;
758 s->vbe_line_offset = line_offset;
759 }
760 break;
761 case VBE_DISPI_INDEX_X_OFFSET:
762 case VBE_DISPI_INDEX_Y_OFFSET:
763 {
764 int x;
765 s->vbe_regs[s->vbe_index] = val;
766 s->vbe_start_addr = s->vbe_line_offset * s->vbe_regs[VBE_DISPI_INDEX_Y_OFFSET];
767 x = s->vbe_regs[VBE_DISPI_INDEX_X_OFFSET];
768 if (s->vbe_regs[VBE_DISPI_INDEX_BPP] == 4)
769 s->vbe_start_addr += x >> 1;
770 else
771 s->vbe_start_addr += x * ((s->vbe_regs[VBE_DISPI_INDEX_BPP] + 7) >> 3);
772 s->vbe_start_addr >>= 2;
4fa0f5d2
FB		 773 }
774 break;
775 default:
776 break;
777 }
4fa0f5d2
FB		 778 }
779}
780#endif
781
e89f66ec 782/* called for accesses between 0xa0000 and 0xc0000 */
b2a5e761 783uint32_t vga_mem_readb(VGACommonState *s, target_phys_addr_t addr)
e89f66ec 784{
e89f66ec
FB		 785 int memory_map_mode, plane;
786 uint32_t ret;
3b46e624 787
e89f66ec 788 /* convert to VGA memory offset */
5e55efc9 789 memory_map_mode = (s->gr[VGA_GFX_MISC] >> 2) & 3;
26aa7d72 790 addr &= 0x1ffff;
e89f66ec
FB		 791 switch(memory_map_mode) {
792 case 0:
e89f66ec
FB		 793 break;
794 case 1:
26aa7d72 795 if (addr >= 0x10000)
e89f66ec 796 return 0xff;
cae61cef 797 addr += s->bank_offset;
e89f66ec
FB		 798 break;
799 case 2:
26aa7d72 800 addr -= 0x10000;
e89f66ec
FB		 801 if (addr >= 0x8000)
802 return 0xff;
803 break;
804 default:
805 case 3:
26aa7d72 806 addr -= 0x18000;
c92b2e84
FB		 807 if (addr >= 0x8000)
808 return 0xff;
e89f66ec
FB		 809 break;
810 }
3b46e624 811
5e55efc9 812 if (s->sr[VGA_SEQ_MEMORY_MODE] & VGA_SR04_CHN_4M) {
e89f66ec
FB		 813 /* chain 4 mode : simplest access */
814 ret = s->vram_ptr[addr];
5e55efc9 815 } else if (s->gr[VGA_GFX_MODE] & 0x10) {
e89f66ec 816 /* odd/even mode (aka text mode mapping) */
5e55efc9 817 plane = (s->gr[VGA_GFX_PLANE_READ] & 2) | (addr & 1);
e89f66ec
FB		 818 ret = s->vram_ptr[((addr & ~1) << 1) | plane];
819 } else {
820 /* standard VGA latched access */
821 s->latch = ((uint32_t *)s->vram_ptr)[addr];
822
5e55efc9 823 if (!(s->gr[VGA_GFX_MODE] & 0x08)) {
e89f66ec 824 /* read mode 0 */
5e55efc9 825 plane = s->gr[VGA_GFX_PLANE_READ];
b8ed223b 826 ret = GET_PLANE(s->latch, plane);
e89f66ec
FB		 827 } else {
828 /* read mode 1 */
5e55efc9
BS		 829 ret = (s->latch ^ mask16[s->gr[VGA_GFX_COMPARE_VALUE]]) &
830 mask16[s->gr[VGA_GFX_COMPARE_MASK]];
e89f66ec
FB		 831 ret |= ret >> 16;
832 ret |= ret >> 8;
833 ret = (~ret) & 0xff;
834 }
835 }
836 return ret;
837}
838
e89f66ec 839/* called for accesses between 0xa0000 and 0xc0000 */
b2a5e761 840void vga_mem_writeb(VGACommonState *s, target_phys_addr_t addr, uint32_t val)
e89f66ec 841{
546fa6ab 842 int memory_map_mode, plane, write_mode, b, func_select, mask;
e89f66ec
FB		 843 uint32_t write_mask, bit_mask, set_mask;
844
17b0018b 845#ifdef DEBUG_VGA_MEM
0bf9e31a 846 printf("vga: [0x" TARGET_FMT_plx "] = 0x%02x\n", addr, val);
e89f66ec
FB		 847#endif
848 /* convert to VGA memory offset */
5e55efc9 849 memory_map_mode = (s->gr[VGA_GFX_MISC] >> 2) & 3;
26aa7d72 850 addr &= 0x1ffff;
e89f66ec
FB		 851 switch(memory_map_mode) {
852 case 0:
e89f66ec
FB		 853 break;
854 case 1:
26aa7d72 855 if (addr >= 0x10000)
e89f66ec 856 return;
cae61cef 857 addr += s->bank_offset;
e89f66ec
FB		 858 break;
859 case 2:
26aa7d72 860 addr -= 0x10000;
e89f66ec
FB		 861 if (addr >= 0x8000)
862 return;
863 break;
864 default:
865 case 3:
26aa7d72 866 addr -= 0x18000;
c92b2e84
FB		 867 if (addr >= 0x8000)
868 return;
e89f66ec
FB		 869 break;
870 }
3b46e624 871
5e55efc9 872 if (s->sr[VGA_SEQ_MEMORY_MODE] & VGA_SR04_CHN_4M) {
e89f66ec
FB		 873 /* chain 4 mode : simplest access */
874 plane = addr & 3;
546fa6ab 875 mask = (1 << plane);
5e55efc9 876 if (s->sr[VGA_SEQ_PLANE_WRITE] & mask) {
e89f66ec 877 s->vram_ptr[addr] = val;
17b0018b 878#ifdef DEBUG_VGA_MEM
0bf9e31a 879 printf("vga: chain4: [0x" TARGET_FMT_plx "]\n", addr);
e89f66ec 880#endif
546fa6ab 881 s->plane_updated |= mask; /* only used to detect font change */
fd4aa979 882 memory_region_set_dirty(&s->vram, addr, 1);
e89f66ec 883 }
5e55efc9 884 } else if (s->gr[VGA_GFX_MODE] & 0x10) {
e89f66ec 885 /* odd/even mode (aka text mode mapping) */
5e55efc9 886 plane = (s->gr[VGA_GFX_PLANE_READ] & 2) | (addr & 1);
546fa6ab 887 mask = (1 << plane);
5e55efc9 888 if (s->sr[VGA_SEQ_PLANE_WRITE] & mask) {
e89f66ec
FB		 889 addr = ((addr & ~1) << 1) | plane;
890 s->vram_ptr[addr] = val;
17b0018b 891#ifdef DEBUG_VGA_MEM
0bf9e31a 892 printf("vga: odd/even: [0x" TARGET_FMT_plx "]\n", addr);
e89f66ec 893#endif
546fa6ab 894 s->plane_updated |= mask; /* only used to detect font change */
fd4aa979 895 memory_region_set_dirty(&s->vram, addr, 1);
e89f66ec
FB		 896 }
897 } else {
898 /* standard VGA latched access */
5e55efc9 899 write_mode = s->gr[VGA_GFX_MODE] & 3;
e89f66ec
FB		 900 switch(write_mode) {
901 default:
902 case 0:
903 /* rotate */
5e55efc9 904 b = s->gr[VGA_GFX_DATA_ROTATE] & 7;
e89f66ec
FB		 905 val = ((val >> b) | (val << (8 - b))) & 0xff;
906 val |= val << 8;
907 val |= val << 16;
908
909 /* apply set/reset mask */
5e55efc9
BS		 910 set_mask = mask16[s->gr[VGA_GFX_SR_ENABLE]];
911 val = (val & ~set_mask) |
912 (mask16[s->gr[VGA_GFX_SR_VALUE]] & set_mask);
913 bit_mask = s->gr[VGA_GFX_BIT_MASK];
e89f66ec
FB		 914 break;
915 case 1:
916 val = s->latch;
917 goto do_write;
918 case 2:
919 val = mask16[val & 0x0f];
5e55efc9 920 bit_mask = s->gr[VGA_GFX_BIT_MASK];
e89f66ec
FB		 921 break;
922 case 3:
923 /* rotate */
5e55efc9 924 b = s->gr[VGA_GFX_DATA_ROTATE] & 7;
a41bc9af 925 val = (val >> b) | (val << (8 - b));
e89f66ec 926
5e55efc9
BS		 927 bit_mask = s->gr[VGA_GFX_BIT_MASK] & val;
928 val = mask16[s->gr[VGA_GFX_SR_VALUE]];
e89f66ec
FB		 929 break;
930 }
931
932 /* apply logical operation */
5e55efc9 933 func_select = s->gr[VGA_GFX_DATA_ROTATE] >> 3;
e89f66ec
FB		 934 switch(func_select) {
935 case 0:
936 default:
937 /* nothing to do */
938 break;
939 case 1:
940 /* and */
941 val &= s->latch;
942 break;
943 case 2:
944 /* or */
945 val |= s->latch;
946 break;
947 case 3:
948 /* xor */
949 val ^= s->latch;
950 break;
951 }
952
953 /* apply bit mask */
954 bit_mask |= bit_mask << 8;
955 bit_mask |= bit_mask << 16;
956 val = (val & bit_mask) | (s->latch & ~bit_mask);
957
958 do_write:
959 /* mask data according to sr[2] */
5e55efc9 960 mask = s->sr[VGA_SEQ_PLANE_WRITE];
546fa6ab
FB		 961 s->plane_updated |= mask; /* only used to detect font change */
962 write_mask = mask16[mask];
5fafdf24
TS		 963 ((uint32_t *)s->vram_ptr)[addr] =
964 (((uint32_t *)s->vram_ptr)[addr] & ~write_mask) |
e89f66ec 965 (val & write_mask);
17b0018b 966#ifdef DEBUG_VGA_MEM
0bf9e31a
BS		 967 printf("vga: latch: [0x" TARGET_FMT_plx "] mask=0x%08x val=0x%08x\n",
968 addr * 4, write_mask, val);
e89f66ec 969#endif
fd4aa979 970 memory_region_set_dirty(&s->vram, addr << 2, sizeof(uint32_t));
e89f66ec
FB		 971 }
972}
973
e89f66ec
FB		 974typedef void vga_draw_glyph8_func(uint8_t *d, int linesize,
975 const uint8_t *font_ptr, int h,
976 uint32_t fgcol, uint32_t bgcol);
977typedef void vga_draw_glyph9_func(uint8_t *d, int linesize,
5fafdf24 978 const uint8_t *font_ptr, int h,
e89f66ec 979 uint32_t fgcol, uint32_t bgcol, int dup9);
cedd91d2 980typedef void vga_draw_line_func(VGACommonState *s1, uint8_t *d,
e89f66ec
FB		 981 const uint8_t *s, int width);
982
e89f66ec
FB		 983#define DEPTH 8
984#include "vga_template.h"
985
986#define DEPTH 15
987#include "vga_template.h"
988
a2502b58
BS		 989#define BGR_FORMAT
990#define DEPTH 15
991#include "vga_template.h"
992
993#define DEPTH 16
994#include "vga_template.h"
995
996#define BGR_FORMAT
e89f66ec
FB		 997#define DEPTH 16
998#include "vga_template.h"
999
1000#define DEPTH 32
1001#include "vga_template.h"
1002
d3079cd2
FB		 1003#define BGR_FORMAT
1004#define DEPTH 32
1005#include "vga_template.h"
1006
17b0018b
FB		 1007static unsigned int rgb_to_pixel8_dup(unsigned int r, unsigned int g, unsigned b)
1008{
1009 unsigned int col;
1010 col = rgb_to_pixel8(r, g, b);
1011 col |= col << 8;
1012 col |= col << 16;
1013 return col;
1014}
1015
1016static unsigned int rgb_to_pixel15_dup(unsigned int r, unsigned int g, unsigned b)
1017{
1018 unsigned int col;
1019 col = rgb_to_pixel15(r, g, b);
1020 col |= col << 16;
1021 return col;
1022}
1023
b29169d2
BS		 1024static unsigned int rgb_to_pixel15bgr_dup(unsigned int r, unsigned int g,
1025 unsigned int b)
1026{
1027 unsigned int col;
1028 col = rgb_to_pixel15bgr(r, g, b);
1029 col |= col << 16;
1030 return col;
1031}
1032
17b0018b
FB		 1033static unsigned int rgb_to_pixel16_dup(unsigned int r, unsigned int g, unsigned b)
1034{
1035 unsigned int col;
1036 col = rgb_to_pixel16(r, g, b);
1037 col |= col << 16;
1038 return col;
1039}
1040
b29169d2
BS		 1041static unsigned int rgb_to_pixel16bgr_dup(unsigned int r, unsigned int g,
1042 unsigned int b)
1043{
1044 unsigned int col;
1045 col = rgb_to_pixel16bgr(r, g, b);
1046 col |= col << 16;
1047 return col;
1048}
1049
17b0018b
FB		 1050static unsigned int rgb_to_pixel32_dup(unsigned int r, unsigned int g, unsigned b)
1051{
1052 unsigned int col;
1053 col = rgb_to_pixel32(r, g, b);
1054 return col;
1055}
1056
d3079cd2
FB		 1057static unsigned int rgb_to_pixel32bgr_dup(unsigned int r, unsigned int g, unsigned b)
1058{
1059 unsigned int col;
1060 col = rgb_to_pixel32bgr(r, g, b);
1061 return col;
1062}
1063
e89f66ec 1064/* return true if the palette was modified */
cedd91d2 1065static int update_palette16(VGACommonState *s)
e89f66ec 1066{
17b0018b 1067 int full_update, i;
e89f66ec 1068 uint32_t v, col, *palette;
e89f66ec
FB		 1069
1070 full_update = 0;
1071 palette = s->last_palette;
1072 for(i = 0; i < 16; i++) {
1073 v = s->ar[i];
5e55efc9
BS		 1074 if (s->ar[VGA_ATC_MODE] & 0x80) {
1075 v = ((s->ar[VGA_ATC_COLOR_PAGE] & 0xf) << 4) | (v & 0xf);
1076 } else {
1077 v = ((s->ar[VGA_ATC_COLOR_PAGE] & 0xc) << 4) | (v & 0x3f);
1078 }
e89f66ec 1079 v = v * 3;
5fafdf24
TS		 1080 col = s->rgb_to_pixel(c6_to_8(s->palette[v]),
1081 c6_to_8(s->palette[v + 1]),
17b0018b
FB		 1082 c6_to_8(s->palette[v + 2]));
1083 if (col != palette[i]) {
1084 full_update = 1;
1085 palette[i] = col;
e89f66ec 1086 }
17b0018b
FB		 1087 }
1088 return full_update;
1089}
1090
1091/* return true if the palette was modified */
cedd91d2 1092static int update_palette256(VGACommonState *s)
17b0018b
FB		 1093{
1094 int full_update, i;
1095 uint32_t v, col, *palette;
1096
1097 full_update = 0;
1098 palette = s->last_palette;
1099 v = 0;
1100 for(i = 0; i < 256; i++) {
37dd208d 1101 if (s->dac_8bit) {
5fafdf24
TS		 1102 col = s->rgb_to_pixel(s->palette[v],
1103 s->palette[v + 1],
37dd208d
FB		 1104 s->palette[v + 2]);
1105 } else {
5fafdf24
TS		 1106 col = s->rgb_to_pixel(c6_to_8(s->palette[v]),
1107 c6_to_8(s->palette[v + 1]),
37dd208d
FB		 1108 c6_to_8(s->palette[v + 2]));
1109 }
e89f66ec
FB		 1110 if (col != palette[i]) {
1111 full_update = 1;
1112 palette[i] = col;
1113 }
17b0018b 1114 v += 3;
e89f66ec
FB		 1115 }
1116 return full_update;
1117}
1118
cedd91d2 1119static void vga_get_offsets(VGACommonState *s,
5fafdf24 1120 uint32_t *pline_offset,
83acc96b
FB		 1121 uint32_t *pstart_addr,
1122 uint32_t *pline_compare)
e89f66ec 1123{
83acc96b 1124 uint32_t start_addr, line_offset, line_compare;
4fa0f5d2
FB		 1125#ifdef CONFIG_BOCHS_VBE
1126 if (s->vbe_regs[VBE_DISPI_INDEX_ENABLE] & VBE_DISPI_ENABLED) {
1127 line_offset = s->vbe_line_offset;
1128 start_addr = s->vbe_start_addr;
83acc96b 1129 line_compare = 65535;
4fa0f5d2
FB		 1130 } else
1131#endif
3b46e624 1132 {
4fa0f5d2 1133 /* compute line_offset in bytes */
5e55efc9 1134 line_offset = s->cr[VGA_CRTC_OFFSET];
4fa0f5d2 1135 line_offset <<= 3;
08e48902 1136
4fa0f5d2 1137 /* starting address */
5e55efc9
BS		 1138 start_addr = s->cr[VGA_CRTC_START_LO] |
1139 (s->cr[VGA_CRTC_START_HI] << 8);
83acc96b
FB		 1140
1141 /* line compare */
5e55efc9
BS		 1142 line_compare = s->cr[VGA_CRTC_LINE_COMPARE] |
1143 ((s->cr[VGA_CRTC_OVERFLOW] & 0x10) << 4) |
1144 ((s->cr[VGA_CRTC_MAX_SCAN] & 0x40) << 3);
4fa0f5d2 1145 }
798b0c25
FB		 1146 *pline_offset = line_offset;
1147 *pstart_addr = start_addr;
83acc96b 1148 *pline_compare = line_compare;
798b0c25
FB		 1149}
1150
1151/* update start_addr and line_offset. Return TRUE if modified */
cedd91d2 1152static int update_basic_params(VGACommonState *s)
798b0c25
FB		 1153{
1154 int full_update;
1155 uint32_t start_addr, line_offset, line_compare;
3b46e624 1156
798b0c25
FB		 1157 full_update = 0;
1158
83acc96b 1159 s->get_offsets(s, &line_offset, &start_addr, &line_compare);
e89f66ec
FB		 1160
1161 if (line_offset != s->line_offset ||
1162 start_addr != s->start_addr ||
1163 line_compare != s->line_compare) {
1164 s->line_offset = line_offset;
1165 s->start_addr = start_addr;
1166 s->line_compare = line_compare;
1167 full_update = 1;
1168 }
1169 return full_update;
1170}
1171
b29169d2 1172#define NB_DEPTHS 7
d3079cd2
FB		 1173
1174static inline int get_depth_index(DisplayState *s)
e89f66ec 1175{
0e1f5a0c 1176 switch(ds_get_bits_per_pixel(s)) {
e89f66ec
FB		 1177 default:
1178 case 8:
1179 return 0;
1180 case 15:
8927bcfd 1181 return 1;
e89f66ec 1182 case 16:
8927bcfd 1183 return 2;
e89f66ec 1184 case 32:
7b5d76da
AL		 1185 if (is_surface_bgr(s->surface))
1186 return 4;
1187 else
1188 return 3;
e89f66ec
FB		 1189 }
1190}
1191
68f04a3c 1192static vga_draw_glyph8_func * const vga_draw_glyph8_table[NB_DEPTHS] = {
e89f66ec
FB		 1193 vga_draw_glyph8_8,
1194 vga_draw_glyph8_16,
1195 vga_draw_glyph8_16,
1196 vga_draw_glyph8_32,
d3079cd2 1197 vga_draw_glyph8_32,
b29169d2
BS		 1198 vga_draw_glyph8_16,
1199 vga_draw_glyph8_16,
e89f66ec
FB		 1200};
1201
68f04a3c 1202static vga_draw_glyph8_func * const vga_draw_glyph16_table[NB_DEPTHS] = {
17b0018b
FB		 1203 vga_draw_glyph16_8,
1204 vga_draw_glyph16_16,
1205 vga_draw_glyph16_16,
1206 vga_draw_glyph16_32,
d3079cd2 1207 vga_draw_glyph16_32,
b29169d2
BS		 1208 vga_draw_glyph16_16,
1209 vga_draw_glyph16_16,
17b0018b
FB		 1210};
1211
68f04a3c 1212static vga_draw_glyph9_func * const vga_draw_glyph9_table[NB_DEPTHS] = {
e89f66ec
FB		 1213 vga_draw_glyph9_8,
1214 vga_draw_glyph9_16,
1215 vga_draw_glyph9_16,
1216 vga_draw_glyph9_32,
d3079cd2 1217 vga_draw_glyph9_32,
b29169d2
BS		 1218 vga_draw_glyph9_16,
1219 vga_draw_glyph9_16,
e89f66ec 1220};
3b46e624 1221
e89f66ec
FB		 1222static const uint8_t cursor_glyph[32 * 4] = {
1223 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,
1224 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,
1225 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,
1226 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,
1227 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,
1228 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,
1229 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,
1230 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,
1231 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,
1232 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,
1233 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,
1234 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,
1235 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,
1236 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,
1237 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,
1238 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,
3b46e624 1239};
e89f66ec 1240
cedd91d2 1241static void vga_get_text_resolution(VGACommonState *s, int *pwidth, int *pheight,
4c5e8c5c
BS		 1242 int *pcwidth, int *pcheight)
1243{
1244 int width, cwidth, height, cheight;
1245
1246 /* total width & height */
5e55efc9 1247 cheight = (s->cr[VGA_CRTC_MAX_SCAN] & 0x1f) + 1;
4c5e8c5c 1248 cwidth = 8;
5e55efc9 1249 if (!(s->sr[VGA_SEQ_CLOCK_MODE] & VGA_SR01_CHAR_CLK_8DOTS)) {
4c5e8c5c 1250 cwidth = 9;
5e55efc9
BS		 1251 }
1252 if (s->sr[VGA_SEQ_CLOCK_MODE] & 0x08) {
4c5e8c5c 1253 cwidth = 16; /* NOTE: no 18 pixel wide */
5e55efc9
BS		 1254 }
1255 width = (s->cr[VGA_CRTC_H_DISP] + 1);
1256 if (s->cr[VGA_CRTC_V_TOTAL] == 100) {
4c5e8c5c
BS		 1257 /* ugly hack for CGA 160x100x16 - explain me the logic */
1258 height = 100;
1259 } else {
5e55efc9
BS		 1260 height = s->cr[VGA_CRTC_V_DISP_END] |
1261 ((s->cr[VGA_CRTC_OVERFLOW] & 0x02) << 7) |
1262 ((s->cr[VGA_CRTC_OVERFLOW] & 0x40) << 3);
4c5e8c5c
BS		 1263 height = (height + 1) / cheight;
1264 }
1265
1266 *pwidth = width;
1267 *pheight = height;
1268 *pcwidth = cwidth;
1269 *pcheight = cheight;
1270}
1271
7d957bd8
AL		 1272typedef unsigned int rgb_to_pixel_dup_func(unsigned int r, unsigned int g, unsigned b);
1273
68f04a3c 1274static rgb_to_pixel_dup_func * const rgb_to_pixel_dup_table[NB_DEPTHS] = {
bdb19571
AL		 1275 rgb_to_pixel8_dup,
1276 rgb_to_pixel15_dup,
1277 rgb_to_pixel16_dup,
1278 rgb_to_pixel32_dup,
1279 rgb_to_pixel32bgr_dup,
1280 rgb_to_pixel15bgr_dup,
1281 rgb_to_pixel16bgr_dup,
1282};
7d957bd8 1283
5fafdf24
TS		 1284/*
1285 * Text mode update
e89f66ec
FB		 1286 * Missing:
1287 * - double scan
5fafdf24 1288 * - double width
e89f66ec
FB		 1289 * - underline
1290 * - flashing
1291 */
cedd91d2 1292static void vga_draw_text(VGACommonState *s, int full_update)
e89f66ec
FB		 1293{
1294 int cx, cy, cheight, cw, ch, cattr, height, width, ch_attr;
cae334cd 1295 int cx_min, cx_max, linesize, x_incr, line, line1;
e89f66ec 1296 uint32_t offset, fgcol, bgcol, v, cursor_offset;
d1984194 1297 uint8_t *d1, *d, *src, *dest, *cursor_ptr;
e89f66ec
FB		 1298 const uint8_t *font_ptr, *font_base[2];
1299 int dup9, line_offset, depth_index;
1300 uint32_t *palette;
1301 uint32_t *ch_attr_ptr;
1302 vga_draw_glyph8_func *vga_draw_glyph8;
1303 vga_draw_glyph9_func *vga_draw_glyph9;
1304
e89f66ec 1305 /* compute font data address (in plane 2) */
5e55efc9 1306 v = s->sr[VGA_SEQ_CHARACTER_MAP];
1078f663 1307 offset = (((v >> 4) & 1) | ((v << 1) & 6)) * 8192 * 4 + 2;
e89f66ec
FB		 1308 if (offset != s->font_offsets[0]) {
1309 s->font_offsets[0] = offset;
1310 full_update = 1;
1311 }
1312 font_base[0] = s->vram_ptr + offset;
1313
1078f663 1314 offset = (((v >> 5) & 1) | ((v >> 1) & 6)) * 8192 * 4 + 2;
e89f66ec
FB		 1315 font_base[1] = s->vram_ptr + offset;
1316 if (offset != s->font_offsets[1]) {
1317 s->font_offsets[1] = offset;
1318 full_update = 1;
1319 }
80763888 1320 if (s->plane_updated & (1 << 2) || s->chain4_alias) {
546fa6ab
FB		 1321 /* if the plane 2 was modified since the last display, it
1322 indicates the font may have been modified */
1323 s->plane_updated = 0;
1324 full_update = 1;
1325 }
799e709b 1326 full_update |= update_basic_params(s);
e89f66ec
FB		 1327
1328 line_offset = s->line_offset;
e89f66ec 1329
4c5e8c5c 1330 vga_get_text_resolution(s, &width, &height, &cw, &cheight);
3294b949
FB		 1331 if ((height * width) > CH_ATTR_SIZE) {
1332 /* better than nothing: exit if transient size is too big */
1333 return;
1334 }
1335
799e709b
AL		 1336 if (width != s->last_width || height != s->last_height ||
1337 cw != s->last_cw || cheight != s->last_ch || s->last_depth) {
1338 s->last_scr_width = width * cw;
1339 s->last_scr_height = height * cheight;
1340 qemu_console_resize(s->ds, s->last_scr_width, s->last_scr_height);
1341 s->last_depth = 0;
1342 s->last_width = width;
1343 s->last_height = height;
1344 s->last_ch = cheight;
1345 s->last_cw = cw;
1346 full_update = 1;
1347 }
7d957bd8
AL		 1348 s->rgb_to_pixel =
1349 rgb_to_pixel_dup_table[get_depth_index(s->ds)];
1350 full_update |= update_palette16(s);
1351 palette = s->last_palette;
1352 x_incr = cw * ((ds_get_bits_per_pixel(s->ds) + 7) >> 3);
1353
5e55efc9
BS		 1354 cursor_offset = ((s->cr[VGA_CRTC_CURSOR_HI] << 8) |
1355 s->cr[VGA_CRTC_CURSOR_LO]) - s->start_addr;
e89f66ec 1356 if (cursor_offset != s->cursor_offset ||
5e55efc9
BS		 1357 s->cr[VGA_CRTC_CURSOR_START] != s->cursor_start ||
1358 s->cr[VGA_CRTC_CURSOR_END] != s->cursor_end) {
e89f66ec
FB		 1359 /* if the cursor position changed, we update the old and new
1360 chars */
1361 if (s->cursor_offset < CH_ATTR_SIZE)
1362 s->last_ch_attr[s->cursor_offset] = -1;
1363 if (cursor_offset < CH_ATTR_SIZE)
1364 s->last_ch_attr[cursor_offset] = -1;
1365 s->cursor_offset = cursor_offset;
5e55efc9
BS		 1366 s->cursor_start = s->cr[VGA_CRTC_CURSOR_START];
1367 s->cursor_end = s->cr[VGA_CRTC_CURSOR_END];
e89f66ec 1368 }
39cf7803 1369 cursor_ptr = s->vram_ptr + (s->start_addr + cursor_offset) * 4;
3b46e624 1370
d3079cd2 1371 depth_index = get_depth_index(s->ds);
17b0018b
FB		 1372 if (cw == 16)
1373 vga_draw_glyph8 = vga_draw_glyph16_table[depth_index];
1374 else
1375 vga_draw_glyph8 = vga_draw_glyph8_table[depth_index];
e89f66ec 1376 vga_draw_glyph9 = vga_draw_glyph9_table[depth_index];
3b46e624 1377
0e1f5a0c
AL		 1378 dest = ds_get_data(s->ds);
1379 linesize = ds_get_linesize(s->ds);
e89f66ec 1380 ch_attr_ptr = s->last_ch_attr;
d1984194 1381 line = 0;
1382 offset = s->start_addr * 4;
e89f66ec
FB		 1383 for(cy = 0; cy < height; cy++) {
1384 d1 = dest;
d1984194 1385 src = s->vram_ptr + offset;
e89f66ec
FB		 1386 cx_min = width;
1387 cx_max = -1;
1388 for(cx = 0; cx < width; cx++) {
1389 ch_attr = *(uint16_t *)src;
1390 if (full_update || ch_attr != *ch_attr_ptr) {
1391 if (cx < cx_min)
1392 cx_min = cx;
1393 if (cx > cx_max)
1394 cx_max = cx;
1395 *ch_attr_ptr = ch_attr;
e2542fe2 1396#ifdef HOST_WORDS_BIGENDIAN
e89f66ec
FB		 1397 ch = ch_attr >> 8;
1398 cattr = ch_attr & 0xff;
1399#else
1400 ch = ch_attr & 0xff;
1401 cattr = ch_attr >> 8;
1402#endif
1403 font_ptr = font_base[(cattr >> 3) & 1];
1404 font_ptr += 32 * 4 * ch;
1405 bgcol = palette[cattr >> 4];
1406 fgcol = palette[cattr & 0x0f];
17b0018b 1407 if (cw != 9) {
5fafdf24 1408 vga_draw_glyph8(d1, linesize,
e89f66ec
FB		 1409 font_ptr, cheight, fgcol, bgcol);
1410 } else {
1411 dup9 = 0;
5e55efc9
BS		 1412 if (ch >= 0xb0 && ch <= 0xdf &&
1413 (s->ar[VGA_ATC_MODE] & 0x04)) {
e89f66ec 1414 dup9 = 1;
5e55efc9 1415 }
5fafdf24 1416 vga_draw_glyph9(d1, linesize,
e89f66ec
FB		 1417 font_ptr, cheight, fgcol, bgcol, dup9);
1418 }
1419 if (src == cursor_ptr &&
5e55efc9 1420 !(s->cr[VGA_CRTC_CURSOR_START] & 0x20)) {
e89f66ec
FB		 1421 int line_start, line_last, h;
1422 /* draw the cursor */
5e55efc9
BS		 1423 line_start = s->cr[VGA_CRTC_CURSOR_START] & 0x1f;
1424 line_last = s->cr[VGA_CRTC_CURSOR_END] & 0x1f;
e89f66ec
FB		 1425 /* XXX: check that */
1426 if (line_last > cheight - 1)
1427 line_last = cheight - 1;
1428 if (line_last >= line_start && line_start < cheight) {
1429 h = line_last - line_start + 1;
1430 d = d1 + linesize * line_start;
17b0018b 1431 if (cw != 9) {
5fafdf24 1432 vga_draw_glyph8(d, linesize,
e89f66ec
FB		 1433 cursor_glyph, h, fgcol, bgcol);
1434 } else {
5fafdf24 1435 vga_draw_glyph9(d, linesize,
e89f66ec
FB		 1436 cursor_glyph, h, fgcol, bgcol, 1);
1437 }
1438 }
1439 }
1440 }
1441 d1 += x_incr;
1442 src += 4;
1443 ch_attr_ptr++;
1444 }
1445 if (cx_max != -1) {
5fafdf24 1446 dpy_update(s->ds, cx_min * cw, cy * cheight,
e89f66ec
FB		 1447 (cx_max - cx_min + 1) * cw, cheight);
1448 }
1449 dest += linesize * cheight;
cae334cd 1450 line1 = line + cheight;
1451 offset += line_offset;
1452 if (line < s->line_compare && line1 >= s->line_compare) {
d1984194 1453 offset = 0;
1454 }
cae334cd 1455 line = line1;
e89f66ec
FB		 1456 }
1457}
1458
17b0018b
FB		 1459enum {
1460 VGA_DRAW_LINE2,
1461 VGA_DRAW_LINE2D2,
1462 VGA_DRAW_LINE4,
1463 VGA_DRAW_LINE4D2,
1464 VGA_DRAW_LINE8D2,
1465 VGA_DRAW_LINE8,
1466 VGA_DRAW_LINE15,
1467 VGA_DRAW_LINE16,
4fa0f5d2 1468 VGA_DRAW_LINE24,
17b0018b
FB		 1469 VGA_DRAW_LINE32,
1470 VGA_DRAW_LINE_NB,
1471};
1472
68f04a3c 1473static vga_draw_line_func * const vga_draw_line_table[NB_DEPTHS * VGA_DRAW_LINE_NB] = {
e89f66ec
FB		 1474 vga_draw_line2_8,
1475 vga_draw_line2_16,
1476 vga_draw_line2_16,
1477 vga_draw_line2_32,
d3079cd2 1478 vga_draw_line2_32,
b29169d2
BS		 1479 vga_draw_line2_16,
1480 vga_draw_line2_16,
e89f66ec 1481
17b0018b
FB		 1482 vga_draw_line2d2_8,
1483 vga_draw_line2d2_16,
1484 vga_draw_line2d2_16,
1485 vga_draw_line2d2_32,
d3079cd2 1486 vga_draw_line2d2_32,
b29169d2
BS		 1487 vga_draw_line2d2_16,
1488 vga_draw_line2d2_16,
17b0018b 1489
e89f66ec
FB		 1490 vga_draw_line4_8,
1491 vga_draw_line4_16,
1492 vga_draw_line4_16,
1493 vga_draw_line4_32,
d3079cd2 1494 vga_draw_line4_32,
b29169d2
BS		 1495 vga_draw_line4_16,
1496 vga_draw_line4_16,
e89f66ec 1497
17b0018b
FB		 1498 vga_draw_line4d2_8,
1499 vga_draw_line4d2_16,
1500 vga_draw_line4d2_16,
1501 vga_draw_line4d2_32,
d3079cd2 1502 vga_draw_line4d2_32,
b29169d2
BS		 1503 vga_draw_line4d2_16,
1504 vga_draw_line4d2_16,
17b0018b
FB		 1505
1506 vga_draw_line8d2_8,
1507 vga_draw_line8d2_16,
1508 vga_draw_line8d2_16,
1509 vga_draw_line8d2_32,
d3079cd2 1510 vga_draw_line8d2_32,
b29169d2
BS		 1511 vga_draw_line8d2_16,
1512 vga_draw_line8d2_16,
17b0018b 1513
e89f66ec
FB		 1514 vga_draw_line8_8,
1515 vga_draw_line8_16,
1516 vga_draw_line8_16,
1517 vga_draw_line8_32,
d3079cd2 1518 vga_draw_line8_32,
b29169d2
BS		 1519 vga_draw_line8_16,
1520 vga_draw_line8_16,
e89f66ec
FB		 1521
1522 vga_draw_line15_8,
1523 vga_draw_line15_15,
1524 vga_draw_line15_16,
1525 vga_draw_line15_32,
d3079cd2 1526 vga_draw_line15_32bgr,
b29169d2
BS		 1527 vga_draw_line15_15bgr,
1528 vga_draw_line15_16bgr,
e89f66ec
FB		 1529
1530 vga_draw_line16_8,
1531 vga_draw_line16_15,
1532 vga_draw_line16_16,
1533 vga_draw_line16_32,
d3079cd2 1534 vga_draw_line16_32bgr,
b29169d2
BS		 1535 vga_draw_line16_15bgr,
1536 vga_draw_line16_16bgr,
e89f66ec 1537
4fa0f5d2
FB		 1538 vga_draw_line24_8,
1539 vga_draw_line24_15,
1540 vga_draw_line24_16,
1541 vga_draw_line24_32,
d3079cd2 1542 vga_draw_line24_32bgr,
b29169d2
BS		 1543 vga_draw_line24_15bgr,
1544 vga_draw_line24_16bgr,
4fa0f5d2 1545
e89f66ec
FB		 1546 vga_draw_line32_8,
1547 vga_draw_line32_15,
1548 vga_draw_line32_16,
1549 vga_draw_line32_32,
d3079cd2 1550 vga_draw_line32_32bgr,
b29169d2
BS		 1551 vga_draw_line32_15bgr,
1552 vga_draw_line32_16bgr,
d3079cd2
FB		 1553};
1554
cedd91d2 1555static int vga_get_bpp(VGACommonState *s)
798b0c25
FB		 1556{
1557 int ret;
1558#ifdef CONFIG_BOCHS_VBE
1559 if (s->vbe_regs[VBE_DISPI_INDEX_ENABLE] & VBE_DISPI_ENABLED) {
1560 ret = s->vbe_regs[VBE_DISPI_INDEX_BPP];
5fafdf24 1561 } else
798b0c25
FB		 1562#endif
1563 {
1564 ret = 0;
1565 }
1566 return ret;
1567}
1568
cedd91d2 1569static void vga_get_resolution(VGACommonState *s, int *pwidth, int *pheight)
a130a41e
FB		 1570{
1571 int width, height;
3b46e624 1572
8454df8b
FB		 1573#ifdef CONFIG_BOCHS_VBE
1574 if (s->vbe_regs[VBE_DISPI_INDEX_ENABLE] & VBE_DISPI_ENABLED) {
1575 width = s->vbe_regs[VBE_DISPI_INDEX_XRES];
1576 height = s->vbe_regs[VBE_DISPI_INDEX_YRES];
5fafdf24 1577 } else
8454df8b
FB		 1578#endif
1579 {
5e55efc9
BS		 1580 width = (s->cr[VGA_CRTC_H_DISP] + 1) * 8;
1581 height = s->cr[VGA_CRTC_V_DISP_END] |
1582 ((s->cr[VGA_CRTC_OVERFLOW] & 0x02) << 7) |
1583 ((s->cr[VGA_CRTC_OVERFLOW] & 0x40) << 3);
8454df8b
FB		 1584 height = (height + 1);
1585 }
a130a41e
FB		 1586 *pwidth = width;
1587 *pheight = height;
1588}
1589
cedd91d2 1590void vga_invalidate_scanlines(VGACommonState *s, int y1, int y2)
a8aa669b
FB		 1591{
1592 int y;
1593 if (y1 >= VGA_MAX_HEIGHT)
1594 return;
1595 if (y2 >= VGA_MAX_HEIGHT)
1596 y2 = VGA_MAX_HEIGHT;
1597 for(y = y1; y < y2; y++) {
1598 s->invalidated_y_table[y >> 5] |= 1 << (y & 0x1f);
1599 }
1600}
1601
cedd91d2 1602static void vga_sync_dirty_bitmap(VGACommonState *s)
2bec46dc 1603{
b1950430 1604 memory_region_sync_dirty_bitmap(&s->vram);
2bec46dc
AL		 1605}
1606
50af3246
JQ		 1607void vga_dirty_log_start(VGACommonState *s)
1608{
b1950430 1609 memory_region_set_log(&s->vram, true, DIRTY_MEMORY_VGA);
b5cc6e32
AL		 1610}
1611
1612void vga_dirty_log_stop(VGACommonState *s)
1613{
b1950430 1614 memory_region_set_log(&s->vram, false, DIRTY_MEMORY_VGA);
b5cc6e32
AL		 1615}
1616
799e709b
AL		 1617/*
1618 * graphic modes
1619 */
cedd91d2 1620static void vga_draw_graphic(VGACommonState *s, int full_update)
e89f66ec 1621{
12c7e75a
AK		 1622 int y1, y, update, linesize, y_start, double_scan, mask, depth;
1623 int width, height, shift_control, line_offset, bwidth, bits;
c227f099 1624 ram_addr_t page0, page1, page_min, page_max;
a07cf92a 1625 int disp_width, multi_scan, multi_run;
799e709b
AL		 1626 uint8_t *d;
1627 uint32_t v, addr1, addr;
1628 vga_draw_line_func *vga_draw_line;
1629
1630 full_update |= update_basic_params(s);
1631
1632 if (!full_update)
1633 vga_sync_dirty_bitmap(s);
2bec46dc 1634
a130a41e 1635 s->get_resolution(s, &width, &height);
17b0018b 1636 disp_width = width;
09a79b49 1637
5e55efc9
BS		 1638 shift_control = (s->gr[VGA_GFX_MODE] >> 5) & 3;
1639 double_scan = (s->cr[VGA_CRTC_MAX_SCAN] >> 7);
799e709b 1640 if (shift_control != 1) {
5e55efc9
BS		 1641 multi_scan = (((s->cr[VGA_CRTC_MAX_SCAN] & 0x1f) + 1) << double_scan)
1642 - 1;
799e709b
AL		 1643 } else {
1644 /* in CGA modes, multi_scan is ignored */
1645 /* XXX: is it correct ? */
1646 multi_scan = double_scan;
1647 }
1648 multi_run = multi_scan;
17b0018b
FB		 1649 if (shift_control != s->shift_control ||
1650 double_scan != s->double_scan) {
799e709b 1651 full_update = 1;
e89f66ec 1652 s->shift_control = shift_control;
17b0018b 1653 s->double_scan = double_scan;
e89f66ec 1654 }
3b46e624 1655
aba35a6c 1656 if (shift_control == 0) {
5e55efc9 1657 if (s->sr[VGA_SEQ_CLOCK_MODE] & 8) {
aba35a6c 1658 disp_width <<= 1;
1659 }
1660 } else if (shift_control == 1) {
5e55efc9 1661 if (s->sr[VGA_SEQ_CLOCK_MODE] & 8) {
aba35a6c 1662 disp_width <<= 1;
1663 }
1664 }
1665
799e709b 1666 depth = s->get_bpp(s);
e3697092
AJ		 1667 if (s->line_offset != s->last_line_offset ||
1668 disp_width != s->last_width ||
1669 height != s->last_height ||
799e709b 1670 s->last_depth != depth) {
e2542fe2 1671#if defined(HOST_WORDS_BIGENDIAN) == defined(TARGET_WORDS_BIGENDIAN)
e3697092 1672 if (depth == 16 || depth == 32) {
0da2ea1b 1673#else
1674 if (depth == 32) {
1675#endif
b8c18e4c
AL		 1676 qemu_free_displaysurface(s->ds);
1677 s->ds->surface = qemu_create_displaysurface_from(disp_width, height, depth,
1678 s->line_offset,
1679 s->vram_ptr + (s->start_addr * 4));
e2542fe2 1680#if defined(HOST_WORDS_BIGENDIAN) != defined(TARGET_WORDS_BIGENDIAN)
b8c18e4c 1681 s->ds->surface->pf = qemu_different_endianness_pixelformat(depth);
0da2ea1b 1682#endif
b8c18e4c 1683 dpy_resize(s->ds);
e3697092
AJ		 1684 } else {
1685 qemu_console_resize(s->ds, disp_width, height);
1686 }
1687 s->last_scr_width = disp_width;
1688 s->last_scr_height = height;
1689 s->last_width = disp_width;
1690 s->last_height = height;
1691 s->last_line_offset = s->line_offset;
1692 s->last_depth = depth;
799e709b
AL		 1693 full_update = 1;
1694 } else if (is_buffer_shared(s->ds->surface) &&
e3697092
AJ		 1695 (full_update || s->ds->surface->data != s->vram_ptr + (s->start_addr * 4))) {
1696 s->ds->surface->data = s->vram_ptr + (s->start_addr * 4);
1697 dpy_setdata(s->ds);
1698 }
1699
1700 s->rgb_to_pixel =
1701 rgb_to_pixel_dup_table[get_depth_index(s->ds)];
1702
799e709b 1703 if (shift_control == 0) {
17b0018b 1704 full_update |= update_palette16(s);
5e55efc9 1705 if (s->sr[VGA_SEQ_CLOCK_MODE] & 8) {
17b0018b 1706 v = VGA_DRAW_LINE4D2;
17b0018b
FB		 1707 } else {
1708 v = VGA_DRAW_LINE4;
1709 }
15342721 1710 bits = 4;
799e709b 1711 } else if (shift_control == 1) {
17b0018b 1712 full_update |= update_palette16(s);
5e55efc9 1713 if (s->sr[VGA_SEQ_CLOCK_MODE] & 8) {
17b0018b 1714 v = VGA_DRAW_LINE2D2;
17b0018b
FB		 1715 } else {
1716 v = VGA_DRAW_LINE2;
1717 }
15342721 1718 bits = 4;
17b0018b 1719 } else {
798b0c25
FB		 1720 switch(s->get_bpp(s)) {
1721 default:
1722 case 0:
4fa0f5d2
FB		 1723 full_update |= update_palette256(s);
1724 v = VGA_DRAW_LINE8D2;
15342721 1725 bits = 4;
798b0c25
FB		 1726 break;
1727 case 8:
1728 full_update |= update_palette256(s);
1729 v = VGA_DRAW_LINE8;
15342721 1730 bits = 8;
798b0c25
FB		 1731 break;
1732 case 15:
1733 v = VGA_DRAW_LINE15;
15342721 1734 bits = 16;
798b0c25
FB		 1735 break;
1736 case 16:
1737 v = VGA_DRAW_LINE16;
15342721 1738 bits = 16;
798b0c25
FB		 1739 break;
1740 case 24:
1741 v = VGA_DRAW_LINE24;
15342721 1742 bits = 24;
798b0c25
FB		 1743 break;
1744 case 32:
1745 v = VGA_DRAW_LINE32;
15342721 1746 bits = 32;
798b0c25 1747 break;
4fa0f5d2 1748 }
17b0018b 1749 }
d3079cd2 1750 vga_draw_line = vga_draw_line_table[v * NB_DEPTHS + get_depth_index(s->ds)];
17b0018b 1751
7d957bd8 1752 if (!is_buffer_shared(s->ds->surface) && s->cursor_invalidate)
a8aa669b 1753 s->cursor_invalidate(s);
3b46e624 1754
e89f66ec 1755 line_offset = s->line_offset;
17b0018b 1756#if 0
f6c958c8 1757 printf("w=%d h=%d v=%d line_offset=%d cr[0x09]=0x%02x cr[0x17]=0x%02x linecmp=%d sr[0x01]=0x%02x\n",
5e55efc9
BS		 1758 width, height, v, line_offset, s->cr[9], s->cr[VGA_CRTC_MODE],
1759 s->line_compare, s->sr[VGA_SEQ_CLOCK_MODE]);
17b0018b 1760#endif
e89f66ec 1761 addr1 = (s->start_addr * 4);
15342721 1762 bwidth = (width * bits + 7) / 8;
39cf7803 1763 y_start = -1;
12c7e75a
AK		 1764 page_min = -1;
1765 page_max = 0;
0e1f5a0c
AL		 1766 d = ds_get_data(s->ds);
1767 linesize = ds_get_linesize(s->ds);
17b0018b 1768 y1 = 0;
e89f66ec
FB		 1769 for(y = 0; y < height; y++) {
1770 addr = addr1;
5e55efc9 1771 if (!(s->cr[VGA_CRTC_MODE] & 1)) {
17b0018b 1772 int shift;
e89f66ec 1773 /* CGA compatibility handling */
5e55efc9 1774 shift = 14 + ((s->cr[VGA_CRTC_MODE] >> 6) & 1);
17b0018b 1775 addr = (addr & ~(1 << shift)) | ((y1 & 1) << shift);
e89f66ec 1776 }
5e55efc9 1777 if (!(s->cr[VGA_CRTC_MODE] & 2)) {
17b0018b 1778 addr = (addr & ~0x8000) | ((y1 & 2) << 14);
e89f66ec 1779 }
cd7a45c9
BS		 1780 page0 = addr;
1781 page1 = addr + bwidth - 1;
d1f3dd34 1782 update = memory_region_get_dirty(&s->vram, page0, page1 - page0,
cd7a45c9 1783 DIRTY_MEMORY_VGA);
a8aa669b
FB		 1784 /* explicit invalidation for the hardware cursor */
1785 update |= (s->invalidated_y_table[y >> 5] >> (y & 0x1f)) & 1;
e89f66ec 1786 if (update) {
39cf7803
FB		 1787 if (y_start < 0)
1788 y_start = y;
e89f66ec
FB		 1789 if (page0 < page_min)
1790 page_min = page0;
1791 if (page1 > page_max)
1792 page_max = page1;
7d957bd8
AL		 1793 if (!(is_buffer_shared(s->ds->surface))) {
1794 vga_draw_line(s, d, s->vram_ptr + addr, width);
1795 if (s->cursor_draw_line)
1796 s->cursor_draw_line(s, d, y);
1797 }
39cf7803
FB		 1798 } else {
1799 if (y_start >= 0) {
1800 /* flush to display */
5fafdf24 1801 dpy_update(s->ds, 0, y_start,
799e709b 1802 disp_width, y - y_start);
39cf7803
FB		 1803 y_start = -1;
1804 }
e89f66ec 1805 }
a07cf92a 1806 if (!multi_run) {
5e55efc9 1807 mask = (s->cr[VGA_CRTC_MODE] & 3) ^ 3;
f6c958c8
FB		 1808 if ((y1 & mask) == mask)
1809 addr1 += line_offset;
1810 y1++;
799e709b 1811 multi_run = multi_scan;
a07cf92a
FB		 1812 } else {
1813 multi_run--;
e89f66ec 1814 }
f6c958c8
FB		 1815 /* line compare acts on the displayed lines */
1816 if (y == s->line_compare)
1817 addr1 = 0;
e89f66ec
FB		 1818 d += linesize;
1819 }
39cf7803
FB		 1820 if (y_start >= 0) {
1821 /* flush to display */
5fafdf24 1822 dpy_update(s->ds, 0, y_start,
799e709b 1823 disp_width, y - y_start);
39cf7803 1824 }
e89f66ec 1825 /* reset modified pages */
12c7e75a 1826 if (page_max >= page_min) {
b1950430
AK		 1827 memory_region_reset_dirty(&s->vram,
1828 page_min,
cd7a45c9 1829 page_max - page_min,
b1950430 1830 DIRTY_MEMORY_VGA);
e89f66ec 1831 }
a8aa669b 1832 memset(s->invalidated_y_table, 0, ((height + 31) >> 5) * 4);
e89f66ec
FB		 1833}
1834
cedd91d2 1835static void vga_draw_blank(VGACommonState *s, int full_update)
2aebb3eb
FB		 1836{
1837 int i, w, val;
1838 uint8_t *d;
1839
1840 if (!full_update)
1841 return;
1842 if (s->last_scr_width <= 0 || s->last_scr_height <= 0)
1843 return;
2bec46dc 1844
7d957bd8
AL		 1845 s->rgb_to_pixel =
1846 rgb_to_pixel_dup_table[get_depth_index(s->ds)];
0e1f5a0c 1847 if (ds_get_bits_per_pixel(s->ds) == 8)
2aebb3eb
FB		 1848 val = s->rgb_to_pixel(0, 0, 0);
1849 else
1850 val = 0;
0e1f5a0c
AL		 1851 w = s->last_scr_width * ((ds_get_bits_per_pixel(s->ds) + 7) >> 3);
1852 d = ds_get_data(s->ds);
2aebb3eb
FB		 1853 for(i = 0; i < s->last_scr_height; i++) {
1854 memset(d, val, w);
0e1f5a0c 1855 d += ds_get_linesize(s->ds);
2aebb3eb 1856 }
5fafdf24 1857 dpy_update(s->ds, 0, 0,
2aebb3eb
FB		 1858 s->last_scr_width, s->last_scr_height);
1859}
1860
799e709b
AL		 1861#define GMODE_TEXT 0
1862#define GMODE_GRAPH 1
1863#define GMODE_BLANK 2
1864
95219897 1865static void vga_update_display(void *opaque)
e89f66ec 1866{
cedd91d2 1867 VGACommonState *s = opaque;
799e709b 1868 int full_update, graphic_mode;
e89f66ec 1869
e9a07334
JK		 1870 qemu_flush_coalesced_mmio_buffer();
1871
0e1f5a0c 1872 if (ds_get_bits_per_pixel(s->ds) == 0) {
0f35920c 1873 /* nothing to do */
59a983b9 1874 } else {
3098b9fd 1875 full_update = 0;
799e709b
AL		 1876 if (!(s->ar_index & 0x20)) {
1877 graphic_mode = GMODE_BLANK;
1878 } else {
5e55efc9 1879 graphic_mode = s->gr[VGA_GFX_MISC] & VGA_GR06_GRAPHICS_MODE;
799e709b
AL		 1880 }
1881 if (graphic_mode != s->graphic_mode) {
1882 s->graphic_mode = graphic_mode;
1883 full_update = 1;
1884 }
1885 switch(graphic_mode) {
2aebb3eb 1886 case GMODE_TEXT:
e89f66ec 1887 vga_draw_text(s, full_update);
2aebb3eb
FB		 1888 break;
1889 case GMODE_GRAPH:
1890 vga_draw_graphic(s, full_update);
1891 break;
1892 case GMODE_BLANK:
1893 default:
1894 vga_draw_blank(s, full_update);
1895 break;
1896 }
e89f66ec
FB		 1897 }
1898}
1899
a130a41e 1900/* force a full display refresh */
95219897 1901static void vga_invalidate_display(void *opaque)
a130a41e 1902{
cedd91d2 1903 VGACommonState *s = opaque;
3b46e624 1904
3098b9fd
AJ		 1905 s->last_width = -1;
1906 s->last_height = -1;
a130a41e
FB		 1907}
1908
03a3e7ba 1909void vga_common_reset(VGACommonState *s)
e89f66ec 1910{
6e6b7363
BS		 1911 s->sr_index = 0;
1912 memset(s->sr, '\0', sizeof(s->sr));
1913 s->gr_index = 0;
1914 memset(s->gr, '\0', sizeof(s->gr));
1915 s->ar_index = 0;
1916 memset(s->ar, '\0', sizeof(s->ar));
1917 s->ar_flip_flop = 0;
1918 s->cr_index = 0;
1919 memset(s->cr, '\0', sizeof(s->cr));
1920 s->msr = 0;
1921 s->fcr = 0;
1922 s->st00 = 0;
1923 s->st01 = 0;
1924 s->dac_state = 0;
1925 s->dac_sub_index = 0;
1926 s->dac_read_index = 0;
1927 s->dac_write_index = 0;
1928 memset(s->dac_cache, '\0', sizeof(s->dac_cache));
1929 s->dac_8bit = 0;
1930 memset(s->palette, '\0', sizeof(s->palette));
1931 s->bank_offset = 0;
1932#ifdef CONFIG_BOCHS_VBE
1933 s->vbe_index = 0;
1934 memset(s->vbe_regs, '\0', sizeof(s->vbe_regs));
af92284b 1935 s->vbe_regs[VBE_DISPI_INDEX_ID] = VBE_DISPI_ID5;
6e6b7363
BS		 1936 s->vbe_start_addr = 0;
1937 s->vbe_line_offset = 0;
1938 s->vbe_bank_mask = (s->vram_size >> 16) - 1;
1939#endif
1940 memset(s->font_offsets, '\0', sizeof(s->font_offsets));
799e709b 1941 s->graphic_mode = -1; /* force full update */
6e6b7363
BS		 1942 s->shift_control = 0;
1943 s->double_scan = 0;
1944 s->line_offset = 0;
1945 s->line_compare = 0;
1946 s->start_addr = 0;
1947 s->plane_updated = 0;
1948 s->last_cw = 0;
1949 s->last_ch = 0;
1950 s->last_width = 0;
1951 s->last_height = 0;
1952 s->last_scr_width = 0;
1953 s->last_scr_height = 0;
1954 s->cursor_start = 0;
1955 s->cursor_end = 0;
1956 s->cursor_offset = 0;
1957 memset(s->invalidated_y_table, '\0', sizeof(s->invalidated_y_table));
1958 memset(s->last_palette, '\0', sizeof(s->last_palette));
1959 memset(s->last_ch_attr, '\0', sizeof(s->last_ch_attr));
1960 switch (vga_retrace_method) {
1961 case VGA_RETRACE_DUMB:
1962 break;
1963 case VGA_RETRACE_PRECISE:
1964 memset(&s->retrace_info, 0, sizeof (s->retrace_info));
1965 break;
1966 }
80763888 1967 vga_update_memory_access(s);
e89f66ec
FB		 1968}
1969
03a3e7ba
JQ		 1970static void vga_reset(void *opaque)
1971{
cedd91d2 1972 VGACommonState *s = opaque;
03a3e7ba
JQ		 1973 vga_common_reset(s);
1974}
1975
4d3b6f6e
AZ		 1976#define TEXTMODE_X(x) ((x) % width)
1977#define TEXTMODE_Y(x) ((x) / width)
1978#define VMEM2CHTYPE(v) ((v & 0xff0007ff) | \
1979 ((v & 0x00000800) << 10) | ((v & 0x00007000) >> 1))
1980/* relay text rendering to the display driver
1981 * instead of doing a full vga_update_display() */
c227f099 1982static void vga_update_text(void *opaque, console_ch_t *chardata)
4d3b6f6e 1983{
cedd91d2 1984 VGACommonState *s = opaque;
799e709b 1985 int graphic_mode, i, cursor_offset, cursor_visible;
4d3b6f6e
AZ		 1986 int cw, cheight, width, height, size, c_min, c_max;
1987 uint32_t *src;
c227f099 1988 console_ch_t *dst, val;
4d3b6f6e 1989 char msg_buffer[80];
799e709b
AL		 1990 int full_update = 0;
1991
e9a07334
JK		 1992 qemu_flush_coalesced_mmio_buffer();
1993
799e709b
AL		 1994 if (!(s->ar_index & 0x20)) {
1995 graphic_mode = GMODE_BLANK;
1996 } else {
5e55efc9 1997 graphic_mode = s->gr[VGA_GFX_MISC] & VGA_GR06_GRAPHICS_MODE;
799e709b
AL		 1998 }
1999 if (graphic_mode != s->graphic_mode) {
2000 s->graphic_mode = graphic_mode;
2001 full_update = 1;
2002 }
2003 if (s->last_width == -1) {
2004 s->last_width = 0;
2005 full_update = 1;
2006 }
4d3b6f6e 2007
799e709b 2008 switch (graphic_mode) {
4d3b6f6e
AZ		 2009 case GMODE_TEXT:
2010 /* TODO: update palette */
799e709b 2011 full_update |= update_basic_params(s);
4d3b6f6e 2012
799e709b 2013 /* total width & height */
5e55efc9 2014 cheight = (s->cr[VGA_CRTC_MAX_SCAN] & 0x1f) + 1;
799e709b 2015 cw = 8;
5e55efc9 2016 if (!(s->sr[VGA_SEQ_CLOCK_MODE] & VGA_SR01_CHAR_CLK_8DOTS)) {
799e709b 2017 cw = 9;
5e55efc9
BS		 2018 }
2019 if (s->sr[VGA_SEQ_CLOCK_MODE] & 0x08) {
799e709b 2020 cw = 16; /* NOTE: no 18 pixel wide */
5e55efc9
BS		 2021 }
2022 width = (s->cr[VGA_CRTC_H_DISP] + 1);
2023 if (s->cr[VGA_CRTC_V_TOTAL] == 100) {
799e709b
AL		 2024 /* ugly hack for CGA 160x100x16 - explain me the logic */
2025 height = 100;
2026 } else {
5e55efc9
BS		 2027 height = s->cr[VGA_CRTC_V_DISP_END] |
2028 ((s->cr[VGA_CRTC_OVERFLOW] & 0x02) << 7) |
2029 ((s->cr[VGA_CRTC_OVERFLOW] & 0x40) << 3);
799e709b 2030 height = (height + 1) / cheight;
4d3b6f6e
AZ		 2031 }
2032
2033 size = (height * width);
2034 if (size > CH_ATTR_SIZE) {
2035 if (!full_update)
2036 return;
2037
363a37d5
BS		 2038 snprintf(msg_buffer, sizeof(msg_buffer), "%i x %i Text mode",
2039 width, height);
4d3b6f6e
AZ		 2040 break;
2041 }
2042
799e709b
AL		 2043 if (width != s->last_width || height != s->last_height ||
2044 cw != s->last_cw || cheight != s->last_ch) {
2045 s->last_scr_width = width * cw;
2046 s->last_scr_height = height * cheight;
2047 s->ds->surface->width = width;
2048 s->ds->surface->height = height;
2049 dpy_resize(s->ds);
2050 s->last_width = width;
2051 s->last_height = height;
2052 s->last_ch = cheight;
2053 s->last_cw = cw;
2054 full_update = 1;
2055 }
2056
4d3b6f6e 2057 /* Update "hardware" cursor */
5e55efc9
BS		 2058 cursor_offset = ((s->cr[VGA_CRTC_CURSOR_HI] << 8) |
2059 s->cr[VGA_CRTC_CURSOR_LO]) - s->start_addr;
4d3b6f6e 2060 if (cursor_offset != s->cursor_offset ||
5e55efc9
BS		 2061 s->cr[VGA_CRTC_CURSOR_START] != s->cursor_start ||
2062 s->cr[VGA_CRTC_CURSOR_END] != s->cursor_end || full_update) {
2063 cursor_visible = !(s->cr[VGA_CRTC_CURSOR_START] & 0x20);
4d3b6f6e
AZ		 2064 if (cursor_visible && cursor_offset < size && cursor_offset >= 0)
2065 dpy_cursor(s->ds,
2066 TEXTMODE_X(cursor_offset),
2067 TEXTMODE_Y(cursor_offset));
2068 else
2069 dpy_cursor(s->ds, -1, -1);
2070 s->cursor_offset = cursor_offset;
5e55efc9
BS		 2071 s->cursor_start = s->cr[VGA_CRTC_CURSOR_START];
2072 s->cursor_end = s->cr[VGA_CRTC_CURSOR_END];
4d3b6f6e
AZ		 2073 }
2074
2075 src = (uint32_t *) s->vram_ptr + s->start_addr;
2076 dst = chardata;
2077
2078 if (full_update) {
2079 for (i = 0; i < size; src ++, dst ++, i ++)
9ae19b65 2080 console_write_ch(dst, VMEM2CHTYPE(le32_to_cpu(*src)));
4d3b6f6e
AZ		 2081
2082 dpy_update(s->ds, 0, 0, width, height);
2083 } else {
2084 c_max = 0;
2085
2086 for (i = 0; i < size; src ++, dst ++, i ++) {
9ae19b65 2087 console_write_ch(&val, VMEM2CHTYPE(le32_to_cpu(*src)));
4d3b6f6e
AZ		 2088 if (*dst != val) {
2089 *dst = val;
2090 c_max = i;
2091 break;
2092 }
2093 }
2094 c_min = i;
2095 for (; i < size; src ++, dst ++, i ++) {
9ae19b65 2096 console_write_ch(&val, VMEM2CHTYPE(le32_to_cpu(*src)));
4d3b6f6e
AZ		 2097 if (*dst != val) {
2098 *dst = val;
2099 c_max = i;
2100 }
2101 }
2102
2103 if (c_min <= c_max) {
2104 i = TEXTMODE_Y(c_min);
2105 dpy_update(s->ds, 0, i, width, TEXTMODE_Y(c_max) - i + 1);
2106 }
2107 }
2108
2109 return;
2110 case GMODE_GRAPH:
2111 if (!full_update)
2112 return;
2113
2114 s->get_resolution(s, &width, &height);
363a37d5
BS		 2115 snprintf(msg_buffer, sizeof(msg_buffer), "%i x %i Graphic mode",
2116 width, height);
4d3b6f6e
AZ		 2117 break;
2118 case GMODE_BLANK:
2119 default:
2120 if (!full_update)
2121 return;
2122
363a37d5 2123 snprintf(msg_buffer, sizeof(msg_buffer), "VGA Blank mode");
4d3b6f6e
AZ		 2124 break;
2125 }
2126
2127 /* Display a message */
5228c2d3
AZ		 2128 s->last_width = 60;
2129 s->last_height = height = 3;
4d3b6f6e 2130 dpy_cursor(s->ds, -1, -1);
7d957bd8
AL		 2131 s->ds->surface->width = s->last_width;
2132 s->ds->surface->height = height;
2133 dpy_resize(s->ds);
4d3b6f6e 2134
5228c2d3 2135 for (dst = chardata, i = 0; i < s->last_width * height; i ++)
4d3b6f6e
AZ		 2136 console_write_ch(dst ++, ' ');
2137
2138 size = strlen(msg_buffer);
5228c2d3
AZ		 2139 width = (s->last_width - size) / 2;
2140 dst = chardata + s->last_width + width;
4d3b6f6e
AZ		 2141 for (i = 0; i < size; i ++)
2142 console_write_ch(dst ++, 0x00200100 | msg_buffer[i]);
2143
5228c2d3 2144 dpy_update(s->ds, 0, 0, s->last_width, height);
4d3b6f6e
AZ		 2145}
2146
b1950430
AK		 2147static uint64_t vga_mem_read(void *opaque, target_phys_addr_t addr,
2148 unsigned size)
2149{
2150 VGACommonState *s = opaque;
2151
b2a5e761 2152 return vga_mem_readb(s, addr);
b1950430 2153}
e89f66ec 2154
b1950430
AK		 2155static void vga_mem_write(void *opaque, target_phys_addr_t addr,
2156 uint64_t data, unsigned size)
2157{
2158 VGACommonState *s = opaque;
2159
b2a5e761 2160 return vga_mem_writeb(s, addr, data);
b1950430
AK		 2161}
2162
2163const MemoryRegionOps vga_mem_ops = {
2164 .read = vga_mem_read,
2165 .write = vga_mem_write,
2166 .endianness = DEVICE_LITTLE_ENDIAN,
b2a5e761
AK		 2167 .impl = {
2168 .min_access_size = 1,
2169 .max_access_size = 1,
2170 },
e89f66ec
FB		 2171};
2172
11b6b345 2173static int vga_common_post_load(void *opaque, int version_id)
b0a21b53 2174{
0d65ddc3 2175 VGACommonState *s = opaque;
11b6b345
JQ		 2176
2177 /* force refresh */
2178 s->graphic_mode = -1;
2179 return 0;
2180}
2181
2182const VMStateDescription vmstate_vga_common = {
2183 .name = "vga",
2184 .version_id = 2,
2185 .minimum_version_id = 2,
2186 .minimum_version_id_old = 2,
2187 .post_load = vga_common_post_load,
2188 .fields = (VMStateField []) {
2189 VMSTATE_UINT32(latch, VGACommonState),
2190 VMSTATE_UINT8(sr_index, VGACommonState),
2191 VMSTATE_PARTIAL_BUFFER(sr, VGACommonState, 8),
2192 VMSTATE_UINT8(gr_index, VGACommonState),
2193 VMSTATE_PARTIAL_BUFFER(gr, VGACommonState, 16),
2194 VMSTATE_UINT8(ar_index, VGACommonState),
2195 VMSTATE_BUFFER(ar, VGACommonState),
2196 VMSTATE_INT32(ar_flip_flop, VGACommonState),
2197 VMSTATE_UINT8(cr_index, VGACommonState),
2198 VMSTATE_BUFFER(cr, VGACommonState),
2199 VMSTATE_UINT8(msr, VGACommonState),
2200 VMSTATE_UINT8(fcr, VGACommonState),
2201 VMSTATE_UINT8(st00, VGACommonState),
2202 VMSTATE_UINT8(st01, VGACommonState),
2203
2204 VMSTATE_UINT8(dac_state, VGACommonState),
2205 VMSTATE_UINT8(dac_sub_index, VGACommonState),
2206 VMSTATE_UINT8(dac_read_index, VGACommonState),
2207 VMSTATE_UINT8(dac_write_index, VGACommonState),
2208 VMSTATE_BUFFER(dac_cache, VGACommonState),
2209 VMSTATE_BUFFER(palette, VGACommonState),
2210
2211 VMSTATE_INT32(bank_offset, VGACommonState),
2212 VMSTATE_UINT8_EQUAL(is_vbe_vmstate, VGACommonState),
b0a21b53 2213#ifdef CONFIG_BOCHS_VBE
11b6b345
JQ		 2214 VMSTATE_UINT16(vbe_index, VGACommonState),
2215 VMSTATE_UINT16_ARRAY(vbe_regs, VGACommonState, VBE_DISPI_INDEX_NB),
2216 VMSTATE_UINT32(vbe_start_addr, VGACommonState),
2217 VMSTATE_UINT32(vbe_line_offset, VGACommonState),
2218 VMSTATE_UINT32(vbe_bank_mask, VGACommonState),
b0a21b53 2219#endif
11b6b345
JQ		 2220 VMSTATE_END_OF_LIST()
2221 }
2222};
2223
a4a2f59c 2224void vga_common_init(VGACommonState *s, int vga_ram_size)
e89f66ec 2225{
17b0018b 2226 int i, j, v, b;
e89f66ec
FB		 2227
2228 for(i = 0;i < 256; i++) {
2229 v = 0;
2230 for(j = 0; j < 8; j++) {
2231 v |= ((i >> j) & 1) << (j * 4);
2232 }
2233 expand4[i] = v;
2234
2235 v = 0;
2236 for(j = 0; j < 4; j++) {
2237 v |= ((i >> (2 * j)) & 3) << (j * 4);
2238 }
2239 expand2[i] = v;
2240 }
17b0018b
FB		 2241 for(i = 0; i < 16; i++) {
2242 v = 0;
2243 for(j = 0; j < 4; j++) {
2244 b = ((i >> j) & 1);
2245 v |= b << (2 * j);
2246 v |= b << (2 * j + 1);
2247 }
2248 expand4to8[i] = v;
2249 }
e89f66ec 2250
2a3138ab
JQ		 2251#ifdef CONFIG_BOCHS_VBE
2252 s->is_vbe_vmstate = 1;
2253#else
2254 s->is_vbe_vmstate = 0;
2255#endif
c5705a77
AK		 2256 memory_region_init_ram(&s->vram, "vga.vram", vga_ram_size);
2257 vmstate_register_ram_global(&s->vram);
c65adf9b 2258 xen_register_framebuffer(&s->vram);
b1950430 2259 s->vram_ptr = memory_region_get_ram_ptr(&s->vram);
e89f66ec 2260 s->vram_size = vga_ram_size;
798b0c25
FB		 2261 s->get_bpp = vga_get_bpp;
2262 s->get_offsets = vga_get_offsets;
a130a41e 2263 s->get_resolution = vga_get_resolution;
d34cab9f
TS		 2264 s->update = vga_update_display;
2265 s->invalidate = vga_invalidate_display;
2266 s->screen_dump = vga_screen_dump;
4d3b6f6e 2267 s->text_update = vga_update_text;
cb5a7aa8 2268 switch (vga_retrace_method) {
2269 case VGA_RETRACE_DUMB:
2270 s->retrace = vga_dumb_retrace;
2271 s->update_retrace_info = vga_dumb_update_retrace_info;
2272 break;
2273
2274 case VGA_RETRACE_PRECISE:
2275 s->retrace = vga_precise_retrace;
2276 s->update_retrace_info = vga_precise_update_retrace_info;
cb5a7aa8 2277 break;
2278 }
b1950430 2279 vga_dirty_log_start(s);
798b0c25
FB		 2280}
2281
0a039dc7
RH		 2282static const MemoryRegionPortio vga_portio_list[] = {
2283 { 0x04, 2, 1, .read = vga_ioport_read, .write = vga_ioport_write }, /* 3b4 */
2284 { 0x0a, 1, 1, .read = vga_ioport_read, .write = vga_ioport_write }, /* 3ba */
2285 { 0x10, 16, 1, .read = vga_ioport_read, .write = vga_ioport_write }, /* 3c0 */
2286 { 0x24, 2, 1, .read = vga_ioport_read, .write = vga_ioport_write }, /* 3d4 */
2287 { 0x2a, 1, 1, .read = vga_ioport_read, .write = vga_ioport_write }, /* 3da */
2288 PORTIO_END_OF_LIST(),
2289};
e89f66ec 2290
4fa0f5d2 2291#ifdef CONFIG_BOCHS_VBE
0a039dc7
RH		 2292static const MemoryRegionPortio vbe_portio_list[] = {
2293 { 0, 1, 2, .read = vbe_ioport_read_index, .write = vbe_ioport_write_index },
2294# ifdef TARGET_I386
2295 { 1, 1, 2, .read = vbe_ioport_read_data, .write = vbe_ioport_write_data },
2296# else
2297 { 2, 1, 2, .read = vbe_ioport_read_data, .write = vbe_ioport_write_data },
2298# endif
2299 PORTIO_END_OF_LIST(),
2300};
2301#endif /* CONFIG_BOCHS_VBE */
4fa0f5d2 2302
0a039dc7
RH		 2303/* Used by both ISA and PCI */
2304MemoryRegion *vga_init_io(VGACommonState *s,
2305 const MemoryRegionPortio **vga_ports,
2306 const MemoryRegionPortio **vbe_ports)
2307{
2308 MemoryRegion *vga_mem;
09a79b49 2309
0a039dc7
RH		 2310 *vga_ports = vga_portio_list;
2311 *vbe_ports = NULL;
2312#ifdef CONFIG_BOCHS_VBE
2313 *vbe_ports = vbe_portio_list;
4fa0f5d2
FB		 2314#endif
2315
7267c094 2316 vga_mem = g_malloc(sizeof(*vga_mem));
b1950430
AK		 2317 memory_region_init_io(vga_mem, &vga_mem_ops, s,
2318 "vga-lowmem", 0x20000);
2319
2320 return vga_mem;
7435b791
BS		 2321}
2322
0a039dc7
RH		 2323void vga_init(VGACommonState *s, MemoryRegion *address_space,
2324 MemoryRegion *address_space_io, bool init_vga_ports)
7435b791 2325{
b1950430 2326 MemoryRegion *vga_io_memory;
0a039dc7
RH		 2327 const MemoryRegionPortio *vga_ports, *vbe_ports;
2328 PortioList *vga_port_list = g_new(PortioList, 1);
2329 PortioList *vbe_port_list = g_new(PortioList, 1);
7435b791
BS		 2330
2331 qemu_register_reset(vga_reset, s);
2332
2333 s->bank_offset = 0;
2334
80763888
JK		 2335 s->legacy_address_space = address_space;
2336
0a039dc7 2337 vga_io_memory = vga_init_io(s, &vga_ports, &vbe_ports);
be20f9e9 2338 memory_region_add_subregion_overlap(address_space,
b1950430
AK		 2339 isa_mem_base + 0x000a0000,
2340 vga_io_memory,
2341 1);
2342 memory_region_set_coalescing(vga_io_memory);
0a039dc7
RH		 2343 if (init_vga_ports) {
2344 portio_list_init(vga_port_list, vga_ports, s, "vga");
2345 portio_list_add(vga_port_list, address_space_io, 0x3b0);
2346 }
2347 if (vbe_ports) {
2348 portio_list_init(vbe_port_list, vbe_ports, s, "vbe");
2349 portio_list_add(vbe_port_list, address_space_io, 0x1ce);
2350 }
d2269f6f
FB		 2351}
2352
be20f9e9 2353void vga_init_vbe(VGACommonState *s, MemoryRegion *system_memory)
f0138a63
AL		 2354{
2355#ifdef CONFIG_BOCHS_VBE
2356 /* XXX: use optimized standard vga accesses */
be20f9e9 2357 memory_region_add_subregion(system_memory,
b1950430
AK		 2358 VBE_DISPI_LFB_PHYSICAL_ADDRESS,
2359 &s->vram);
f0138a63
AL		 2360 s->vbe_mapped = 1;
2361#endif
2362}
59a983b9
FB		 2363/********************************************************/
2364/* vga screen dump */
2365
04a52b41 2366static void vga_save_dpy_update(DisplayState *ds,
59a983b9
FB		 2367 int x, int y, int w, int h)
2368{
04a52b41
SS		 2369 if (screen_dump_filename) {
2370 ppm_save(screen_dump_filename, ds->surface);
04a52b41 2371 }
59a983b9
FB		 2372}
2373
7d957bd8 2374static void vga_save_dpy_resize(DisplayState *s)
59a983b9 2375{
59a983b9
FB		 2376}
2377
2378static void vga_save_dpy_refresh(DisplayState *s)
2379{
2380}
2381
e07d630a 2382int ppm_save(const char *filename, struct DisplaySurface *ds)
59a983b9
FB		 2383{
2384 FILE *f;
2385 uint8_t *d, *d1;
e07d630a 2386 uint32_t v;
59a983b9 2387 int y, x;
e07d630a 2388 uint8_t r, g, b;
f8e378f2
AK		 2389 int ret;
2390 char *linebuf, *pbuf;
59a983b9
FB		 2391
2392 f = fopen(filename, "wb");
2393 if (!f)
2394 return -1;
2395 fprintf(f, "P6\n%d %d\n%d\n",
e07d630a 2396 ds->width, ds->height, 255);
7267c094 2397 linebuf = g_malloc(ds->width * 3);
e07d630a
AL		 2398 d1 = ds->data;
2399 for(y = 0; y < ds->height; y++) {
59a983b9 2400 d = d1;
f8e378f2 2401 pbuf = linebuf;
e07d630a
AL		 2402 for(x = 0; x < ds->width; x++) {
2403 if (ds->pf.bits_per_pixel == 32)
2404 v = *(uint32_t *)d;
2405 else
2406 v = (uint32_t) (*(uint16_t *)d);
a0f42610
AK		 2407 /* Limited to 8 or fewer bits per channel: */
2408 r = ((v >> ds->pf.rshift) & ds->pf.rmax) << (8 - ds->pf.rbits);
2409 g = ((v >> ds->pf.gshift) & ds->pf.gmax) << (8 - ds->pf.gbits);
2410 b = ((v >> ds->pf.bshift) & ds->pf.bmax) << (8 - ds->pf.bbits);
f8e378f2
AK		 2411 *pbuf++ = r;
2412 *pbuf++ = g;
2413 *pbuf++ = b;
e07d630a 2414 d += ds->pf.bytes_per_pixel;
59a983b9 2415 }
e07d630a 2416 d1 += ds->linesize;
f8e378f2
AK		 2417 ret = fwrite(linebuf, 1, pbuf - linebuf, f);
2418 (void)ret;
59a983b9 2419 }
7267c094 2420 g_free(linebuf);
59a983b9
FB		 2421 fclose(f);
2422 return 0;
2423}
2424
04a52b41 2425static DisplayChangeListener* vga_screen_dump_init(DisplayState *ds)
4c5e8c5c 2426{
04a52b41 2427 DisplayChangeListener *dcl;
4c5e8c5c 2428
7267c094 2429 dcl = g_malloc0(sizeof(DisplayChangeListener));
04a52b41
SS		 2430 dcl->dpy_update = vga_save_dpy_update;
2431 dcl->dpy_resize = vga_save_dpy_resize;
2432 dcl->dpy_refresh = vga_save_dpy_refresh;
2433 register_displaychangelistener(ds, dcl);
2434 return dcl;
4c5e8c5c
BS		 2435}
2436
2437/* save the vga display in a PPM image even if no display is
2438 available */
2439static void vga_screen_dump(void *opaque, const char *filename)
2440{
cedd91d2 2441 VGACommonState *s = opaque;
4c5e8c5c 2442
04a52b41
SS		 2443 if (!screen_dump_dcl)
2444 screen_dump_dcl = vga_screen_dump_init(s->ds);
2445
2313e998 2446 screen_dump_filename = filename;
9d1b494a 2447 vga_invalidate_display(s);
04a52b41 2448 vga_hw_update();
2313e998 2449 screen_dump_filename = NULL;
4c5e8c5c 2450}
QEMU mirror