]> git.proxmox.com Git - mirror_qemu.git/blame - hw/xtensa_sim.c
xtensa_sim: Use cpu_xtensa_init() to obtain XtensaCPU
[mirror_qemu.git] / hw / xtensa_sim.c
CommitLineData
47d05a86
MF
1/*
2 * Copyright (c) 2011, Max Filippov, Open Source and Linux Lab.
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are met:
7 * * Redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer.
9 * * Redistributions in binary form must reproduce the above copyright
10 * notice, this list of conditions and the following disclaimer in the
11 * documentation and/or other materials provided with the distribution.
12 * * Neither the name of the Open Source and Linux Lab nor the
13 * names of its contributors may be used to endorse or promote products
14 * derived from this software without specific prior written permission.
15 *
16 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
17 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
18 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
19 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY
20 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
21 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
22 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
23 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
24 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
25 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26 */
27
28#include "sysemu.h"
29#include "boards.h"
30#include "loader.h"
31#include "elf.h"
32#include "memory.h"
33#include "exec-memory.h"
34
35static uint64_t translate_phys_addr(void *env, uint64_t addr)
36{
37 return cpu_get_phys_page_debug(env, addr);
38}
39
5e408573 40static void sim_reset(void *env)
47d05a86 41{
1bba0dc9 42 cpu_state_reset(env);
47d05a86
MF
43}
44
5e408573 45static void sim_init(ram_addr_t ram_size,
47d05a86
MF
46 const char *boot_device,
47 const char *kernel_filename, const char *kernel_cmdline,
48 const char *initrd_filename, const char *cpu_model)
49{
06d26274 50 XtensaCPU *cpu = NULL;
5bfcb36e 51 CPUXtensaState *env = NULL;
47d05a86
MF
52 MemoryRegion *ram, *rom;
53 int n;
54
55 for (n = 0; n < smp_cpus; n++) {
06d26274
AF
56 cpu = cpu_xtensa_init(cpu_model);
57 if (cpu == NULL) {
47d05a86
MF
58 fprintf(stderr, "Unable to find CPU definition\n");
59 exit(1);
60 }
06d26274
AF
61 env = &cpu->env;
62
47d05a86 63 env->sregs[PRID] = n;
5e408573 64 qemu_register_reset(sim_reset, env);
47d05a86
MF
65 /* Need MMU initialized prior to ELF loading,
66 * so that ELF gets loaded into virtual addresses
67 */
5e408573 68 sim_reset(env);
47d05a86
MF
69 }
70
71 ram = g_malloc(sizeof(*ram));
c5705a77
AK
72 memory_region_init_ram(ram, "xtensa.sram", ram_size);
73 vmstate_register_ram_global(ram);
47d05a86
MF
74 memory_region_add_subregion(get_system_memory(), 0, ram);
75
76 rom = g_malloc(sizeof(*rom));
c5705a77
AK
77 memory_region_init_ram(rom, "xtensa.rom", 0x1000);
78 vmstate_register_ram_global(rom);
47d05a86
MF
79 memory_region_add_subregion(get_system_memory(), 0xfe000000, rom);
80
81 if (kernel_filename) {
82 uint64_t elf_entry;
83 uint64_t elf_lowaddr;
84#ifdef TARGET_WORDS_BIGENDIAN
85 int success = load_elf(kernel_filename, translate_phys_addr, env,
86 &elf_entry, &elf_lowaddr, NULL, 1, ELF_MACHINE, 0);
87#else
88 int success = load_elf(kernel_filename, translate_phys_addr, env,
89 &elf_entry, &elf_lowaddr, NULL, 0, ELF_MACHINE, 0);
90#endif
91 if (success > 0) {
92 env->pc = elf_entry;
93 }
94 }
95}
96
5e408573 97static void xtensa_sim_init(ram_addr_t ram_size,
47d05a86
MF
98 const char *boot_device,
99 const char *kernel_filename, const char *kernel_cmdline,
100 const char *initrd_filename, const char *cpu_model)
101{
102 if (!cpu_model) {
103 cpu_model = "dc232b";
104 }
5e408573 105 sim_init(ram_size, boot_device, kernel_filename, kernel_cmdline,
47d05a86
MF
106 initrd_filename, cpu_model);
107}
108
5e408573
MF
109static QEMUMachine xtensa_sim_machine = {
110 .name = "sim",
111 .desc = "sim machine (dc232b)",
112 .init = xtensa_sim_init,
47d05a86
MF
113 .max_cpus = 4,
114};
115
5e408573 116static void xtensa_sim_machine_init(void)
47d05a86 117{
5e408573 118 qemu_register_machine(&xtensa_sim_machine);
47d05a86
MF
119}
120
5e408573 121machine_init(xtensa_sim_machine_init);