]>
Commit | Line | Data |
---|---|---|
585cf175 | 1 | /* |
9dd0b194 | 2 | * include/asm-arm/arch-orion5x/io.h |
585cf175 TP |
3 | * |
4 | * Tzachi Perelstein <tzachi@marvell.com> | |
5 | * | |
159ffb3a LB |
6 | * This file is licensed under the terms of the GNU General Public |
7 | * License version 2. This program is licensed "as is" without any | |
585cf175 TP |
8 | * warranty of any kind, whether express or implied. |
9 | */ | |
10 | ||
159ffb3a LB |
11 | #ifndef __ASM_ARCH_IO_H |
12 | #define __ASM_ARCH_IO_H | |
585cf175 | 13 | |
9dd0b194 | 14 | #include "orion5x.h" |
585cf175 TP |
15 | |
16 | #define IO_SPACE_LIMIT 0xffffffff | |
585cf175 | 17 | |
1419468a LB |
18 | static inline void __iomem * |
19 | __arch_ioremap(unsigned long paddr, size_t size, unsigned int mtype) | |
20 | { | |
21 | void __iomem *retval; | |
fd153abb NP |
22 | unsigned long offs = paddr - ORION5X_REGS_PHYS_BASE; |
23 | if (mtype == MT_DEVICE && size && offs < ORION5X_REGS_SIZE && | |
24 | size <= ORION5X_REGS_SIZE && offs + size <= ORION5X_REGS_SIZE) { | |
25 | retval = (void __iomem *)ORION5X_REGS_VIRT_BASE + offs; | |
1419468a LB |
26 | } else { |
27 | retval = __arm_ioremap(paddr, size, mtype); | |
28 | } | |
29 | ||
30 | return retval; | |
31 | } | |
32 | ||
33 | static inline void | |
34 | __arch_iounmap(void __iomem *addr) | |
35 | { | |
9dd0b194 LB |
36 | if (addr < (void __iomem *)ORION5X_REGS_VIRT_BASE || |
37 | addr >= (void __iomem *)(ORION5X_REGS_VIRT_BASE + ORION5X_REGS_SIZE)) | |
1419468a LB |
38 | __iounmap(addr); |
39 | } | |
40 | ||
585cf175 TP |
41 | static inline void __iomem *__io(unsigned long addr) |
42 | { | |
43 | return (void __iomem *)addr; | |
44 | } | |
45 | ||
1419468a LB |
46 | #define __arch_ioremap(p, s, m) __arch_ioremap(p, s, m) |
47 | #define __arch_iounmap(a) __arch_iounmap(a) | |
585cf175 TP |
48 | #define __io(a) __io(a) |
49 | #define __mem_pci(a) (a) | |
50 | ||
b590bc5c LB |
51 | |
52 | /***************************************************************************** | |
53 | * Helpers to access Orion registers | |
54 | ****************************************************************************/ | |
b590bc5c LB |
55 | /* |
56 | * These are not preempt-safe. Locks, if needed, must be taken | |
57 | * care of by the caller. | |
58 | */ | |
79e90dd5 LB |
59 | #define orion5x_setbits(r, mask) writel(readl(r) | (mask), (r)) |
60 | #define orion5x_clrbits(r, mask) writel(readl(r) & ~(mask), (r)) | |
b590bc5c LB |
61 | |
62 | ||
585cf175 | 63 | #endif |