]> git.proxmox.com Git - mirror_ubuntu-zesty-kernel.git/blame - include/asm-generic/iomap.h
Merge tag 'drm-intel-next-fixes-2016-12-22' of git://anongit.freedesktop.org/git...
[mirror_ubuntu-zesty-kernel.git] / include / asm-generic / iomap.h
CommitLineData
1da177e4
LT
1#ifndef __GENERIC_IO_H
2#define __GENERIC_IO_H
3
4#include <linux/linkage.h>
dae409a2 5#include <asm/byteorder.h>
1da177e4
LT
6
7/*
8 * These are the "generic" interfaces for doing new-style
9 * memory-mapped or PIO accesses. Architectures may do
10 * their own arch-optimized versions, these just act as
11 * wrappers around the old-style IO register access functions:
12 * read[bwl]/write[bwl]/in[bwl]/out[bwl]
13 *
14 * Don't include this directly, include it from <asm/io.h>.
15 */
16
17/*
18 * Read/write from/to an (offsettable) iomem cookie. It might be a PIO
19 * access or a MMIO access, these functions don't care. The info is
20 * encoded in the hardware mapping set up by the mapping functions
21 * (or the cookie itself, depending on implementation and hw).
22 *
23 * The generic routines just encode the PIO/MMIO as part of the
24 * cookie, and coldly assume that the MMIO IO mappings are not
25 * in the low address range. Architectures for which this is not
26 * true can't use this generic implementation.
27 */
144b2a91
HH
28extern unsigned int ioread8(void __iomem *);
29extern unsigned int ioread16(void __iomem *);
30extern unsigned int ioread16be(void __iomem *);
31extern unsigned int ioread32(void __iomem *);
32extern unsigned int ioread32be(void __iomem *);
9e44fb18
HG
33#ifdef CONFIG_64BIT
34extern u64 ioread64(void __iomem *);
35extern u64 ioread64be(void __iomem *);
36#endif
1da177e4 37
144b2a91
HH
38extern void iowrite8(u8, void __iomem *);
39extern void iowrite16(u16, void __iomem *);
40extern void iowrite16be(u16, void __iomem *);
41extern void iowrite32(u32, void __iomem *);
42extern void iowrite32be(u32, void __iomem *);
9e44fb18
HG
43#ifdef CONFIG_64BIT
44extern void iowrite64(u64, void __iomem *);
45extern void iowrite64be(u64, void __iomem *);
46#endif
1da177e4
LT
47
48/*
49 * "string" versions of the above. Note that they
50 * use native byte ordering for the accesses (on
51 * the assumption that IO and memory agree on a
52 * byte order, and CPU byteorder is irrelevant).
53 *
54 * They do _not_ update the port address. If you
55 * want MMIO that copies stuff laid out in MMIO
56 * memory across multiple ports, use "memcpy_toio()"
57 * and friends.
58 */
144b2a91
HH
59extern void ioread8_rep(void __iomem *port, void *buf, unsigned long count);
60extern void ioread16_rep(void __iomem *port, void *buf, unsigned long count);
61extern void ioread32_rep(void __iomem *port, void *buf, unsigned long count);
1da177e4 62
144b2a91
HH
63extern void iowrite8_rep(void __iomem *port, const void *buf, unsigned long count);
64extern void iowrite16_rep(void __iomem *port, const void *buf, unsigned long count);
65extern void iowrite32_rep(void __iomem *port, const void *buf, unsigned long count);
1da177e4 66
ce816fa8 67#ifdef CONFIG_HAS_IOPORT_MAP
1da177e4
LT
68/* Create a virtual mapping cookie for an IO port range */
69extern void __iomem *ioport_map(unsigned long port, unsigned int nr);
70extern void ioport_unmap(void __iomem *);
82ed223c 71#endif
1da177e4 72
1526a756 73#ifndef ARCH_HAS_IOREMAP_WC
74#define ioremap_wc ioremap_nocache
75#endif
76
d838270e
TK
77#ifndef ARCH_HAS_IOREMAP_WT
78#define ioremap_wt ioremap_nocache
79#endif
80
82ed223c 81#ifdef CONFIG_PCI
66eab4df 82/* Destroy a virtual mapping cookie for a PCI BAR (memory or IO) */
1da177e4 83struct pci_dev;
1da177e4 84extern void pci_iounmap(struct pci_dev *dev, void __iomem *);
97a29d59 85#elif defined(CONFIG_GENERIC_IOMAP)
fea80311 86struct pci_dev;
fea80311
RD
87static inline void pci_iounmap(struct pci_dev *dev, void __iomem *addr)
88{ }
82ed223c 89#endif
1da177e4 90
66eab4df
MT
91#include <asm-generic/pci_iomap.h>
92
1da177e4 93#endif