]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | #ifndef _ASM_GENERIC_PGTABLE_H |
2 | #define _ASM_GENERIC_PGTABLE_H | |
3 | ||
673eae82 | 4 | #ifndef __ASSEMBLY__ |
9535239f | 5 | #ifdef CONFIG_MMU |
673eae82 | 6 | |
fbd71844 | 7 | #include <linux/mm_types.h> |
187f1882 | 8 | #include <linux/bug.h> |
fbd71844 | 9 | |
6ee8630e HD |
10 | /* |
11 | * On almost all architectures and configurations, 0 can be used as the | |
12 | * upper ceiling to free_pgtables(): on many architectures it has the same | |
13 | * effect as using TASK_SIZE. However, there is one configuration which | |
14 | * must impose a more careful limit, to avoid freeing kernel pgtables. | |
15 | */ | |
16 | #ifndef USER_PGTABLES_CEILING | |
17 | #define USER_PGTABLES_CEILING 0UL | |
18 | #endif | |
19 | ||
1da177e4 | 20 | #ifndef __HAVE_ARCH_PTEP_SET_ACCESS_FLAGS |
e2cda322 AA |
21 | extern int ptep_set_access_flags(struct vm_area_struct *vma, |
22 | unsigned long address, pte_t *ptep, | |
23 | pte_t entry, int dirty); | |
24 | #endif | |
25 | ||
26 | #ifndef __HAVE_ARCH_PMDP_SET_ACCESS_FLAGS | |
27 | extern int pmdp_set_access_flags(struct vm_area_struct *vma, | |
28 | unsigned long address, pmd_t *pmdp, | |
29 | pmd_t entry, int dirty); | |
1da177e4 LT |
30 | #endif |
31 | ||
32 | #ifndef __HAVE_ARCH_PTEP_TEST_AND_CLEAR_YOUNG | |
e2cda322 AA |
33 | static inline int ptep_test_and_clear_young(struct vm_area_struct *vma, |
34 | unsigned long address, | |
35 | pte_t *ptep) | |
36 | { | |
37 | pte_t pte = *ptep; | |
38 | int r = 1; | |
39 | if (!pte_young(pte)) | |
40 | r = 0; | |
41 | else | |
42 | set_pte_at(vma->vm_mm, address, ptep, pte_mkold(pte)); | |
43 | return r; | |
44 | } | |
45 | #endif | |
46 | ||
47 | #ifndef __HAVE_ARCH_PMDP_TEST_AND_CLEAR_YOUNG | |
48 | #ifdef CONFIG_TRANSPARENT_HUGEPAGE | |
49 | static inline int pmdp_test_and_clear_young(struct vm_area_struct *vma, | |
50 | unsigned long address, | |
51 | pmd_t *pmdp) | |
52 | { | |
53 | pmd_t pmd = *pmdp; | |
54 | int r = 1; | |
55 | if (!pmd_young(pmd)) | |
56 | r = 0; | |
57 | else | |
58 | set_pmd_at(vma->vm_mm, address, pmdp, pmd_mkold(pmd)); | |
59 | return r; | |
60 | } | |
61 | #else /* CONFIG_TRANSPARENT_HUGEPAGE */ | |
62 | static inline int pmdp_test_and_clear_young(struct vm_area_struct *vma, | |
63 | unsigned long address, | |
64 | pmd_t *pmdp) | |
65 | { | |
66 | BUG(); | |
67 | return 0; | |
68 | } | |
69 | #endif /* CONFIG_TRANSPARENT_HUGEPAGE */ | |
1da177e4 LT |
70 | #endif |
71 | ||
72 | #ifndef __HAVE_ARCH_PTEP_CLEAR_YOUNG_FLUSH | |
e2cda322 AA |
73 | int ptep_clear_flush_young(struct vm_area_struct *vma, |
74 | unsigned long address, pte_t *ptep); | |
75 | #endif | |
76 | ||
77 | #ifndef __HAVE_ARCH_PMDP_CLEAR_YOUNG_FLUSH | |
78 | int pmdp_clear_flush_young(struct vm_area_struct *vma, | |
79 | unsigned long address, pmd_t *pmdp); | |
1da177e4 LT |
80 | #endif |
81 | ||
1da177e4 | 82 | #ifndef __HAVE_ARCH_PTEP_GET_AND_CLEAR |
e2cda322 AA |
83 | static inline pte_t ptep_get_and_clear(struct mm_struct *mm, |
84 | unsigned long address, | |
85 | pte_t *ptep) | |
86 | { | |
87 | pte_t pte = *ptep; | |
88 | pte_clear(mm, address, ptep); | |
89 | return pte; | |
90 | } | |
91 | #endif | |
92 | ||
93 | #ifndef __HAVE_ARCH_PMDP_GET_AND_CLEAR | |
94 | #ifdef CONFIG_TRANSPARENT_HUGEPAGE | |
95 | static inline pmd_t pmdp_get_and_clear(struct mm_struct *mm, | |
96 | unsigned long address, | |
97 | pmd_t *pmdp) | |
98 | { | |
99 | pmd_t pmd = *pmdp; | |
2d28a227 | 100 | pmd_clear(pmdp); |
e2cda322 | 101 | return pmd; |
49b24d6b | 102 | } |
e2cda322 | 103 | #endif /* CONFIG_TRANSPARENT_HUGEPAGE */ |
1da177e4 LT |
104 | #endif |
105 | ||
a600388d | 106 | #ifndef __HAVE_ARCH_PTEP_GET_AND_CLEAR_FULL |
e2cda322 AA |
107 | static inline pte_t ptep_get_and_clear_full(struct mm_struct *mm, |
108 | unsigned long address, pte_t *ptep, | |
109 | int full) | |
110 | { | |
111 | pte_t pte; | |
112 | pte = ptep_get_and_clear(mm, address, ptep); | |
113 | return pte; | |
114 | } | |
a600388d ZA |
115 | #endif |
116 | ||
9888a1ca ZA |
117 | /* |
118 | * Some architectures may be able to avoid expensive synchronization | |
119 | * primitives when modifications are made to PTE's which are already | |
120 | * not present, or in the process of an address space destruction. | |
121 | */ | |
122 | #ifndef __HAVE_ARCH_PTE_CLEAR_NOT_PRESENT_FULL | |
e2cda322 AA |
123 | static inline void pte_clear_not_present_full(struct mm_struct *mm, |
124 | unsigned long address, | |
125 | pte_t *ptep, | |
126 | int full) | |
127 | { | |
128 | pte_clear(mm, address, ptep); | |
129 | } | |
a600388d ZA |
130 | #endif |
131 | ||
1da177e4 | 132 | #ifndef __HAVE_ARCH_PTEP_CLEAR_FLUSH |
e2cda322 AA |
133 | extern pte_t ptep_clear_flush(struct vm_area_struct *vma, |
134 | unsigned long address, | |
135 | pte_t *ptep); | |
136 | #endif | |
137 | ||
138 | #ifndef __HAVE_ARCH_PMDP_CLEAR_FLUSH | |
139 | extern pmd_t pmdp_clear_flush(struct vm_area_struct *vma, | |
140 | unsigned long address, | |
141 | pmd_t *pmdp); | |
1da177e4 LT |
142 | #endif |
143 | ||
144 | #ifndef __HAVE_ARCH_PTEP_SET_WRPROTECT | |
8c65b4a6 | 145 | struct mm_struct; |
1da177e4 LT |
146 | static inline void ptep_set_wrprotect(struct mm_struct *mm, unsigned long address, pte_t *ptep) |
147 | { | |
148 | pte_t old_pte = *ptep; | |
149 | set_pte_at(mm, address, ptep, pte_wrprotect(old_pte)); | |
150 | } | |
151 | #endif | |
152 | ||
e2cda322 AA |
153 | #ifndef __HAVE_ARCH_PMDP_SET_WRPROTECT |
154 | #ifdef CONFIG_TRANSPARENT_HUGEPAGE | |
155 | static inline void pmdp_set_wrprotect(struct mm_struct *mm, | |
156 | unsigned long address, pmd_t *pmdp) | |
157 | { | |
158 | pmd_t old_pmd = *pmdp; | |
159 | set_pmd_at(mm, address, pmdp, pmd_wrprotect(old_pmd)); | |
160 | } | |
161 | #else /* CONFIG_TRANSPARENT_HUGEPAGE */ | |
162 | static inline void pmdp_set_wrprotect(struct mm_struct *mm, | |
163 | unsigned long address, pmd_t *pmdp) | |
164 | { | |
165 | BUG(); | |
166 | } | |
167 | #endif /* CONFIG_TRANSPARENT_HUGEPAGE */ | |
168 | #endif | |
169 | ||
170 | #ifndef __HAVE_ARCH_PMDP_SPLITTING_FLUSH | |
73636b1a CM |
171 | extern void pmdp_splitting_flush(struct vm_area_struct *vma, |
172 | unsigned long address, pmd_t *pmdp); | |
e2cda322 AA |
173 | #endif |
174 | ||
e3ebcf64 | 175 | #ifndef __HAVE_ARCH_PGTABLE_DEPOSIT |
6b0b50b0 AK |
176 | extern void pgtable_trans_huge_deposit(struct mm_struct *mm, pmd_t *pmdp, |
177 | pgtable_t pgtable); | |
e3ebcf64 GS |
178 | #endif |
179 | ||
180 | #ifndef __HAVE_ARCH_PGTABLE_WITHDRAW | |
6b0b50b0 | 181 | extern pgtable_t pgtable_trans_huge_withdraw(struct mm_struct *mm, pmd_t *pmdp); |
e3ebcf64 GS |
182 | #endif |
183 | ||
46dcde73 GS |
184 | #ifndef __HAVE_ARCH_PMDP_INVALIDATE |
185 | extern void pmdp_invalidate(struct vm_area_struct *vma, unsigned long address, | |
186 | pmd_t *pmdp); | |
187 | #endif | |
188 | ||
1da177e4 | 189 | #ifndef __HAVE_ARCH_PTE_SAME |
e2cda322 AA |
190 | static inline int pte_same(pte_t pte_a, pte_t pte_b) |
191 | { | |
192 | return pte_val(pte_a) == pte_val(pte_b); | |
193 | } | |
194 | #endif | |
195 | ||
45961722 KW |
196 | #ifndef __HAVE_ARCH_PTE_UNUSED |
197 | /* | |
198 | * Some architectures provide facilities to virtualization guests | |
199 | * so that they can flag allocated pages as unused. This allows the | |
200 | * host to transparently reclaim unused pages. This function returns | |
201 | * whether the pte's page is unused. | |
202 | */ | |
203 | static inline int pte_unused(pte_t pte) | |
204 | { | |
205 | return 0; | |
206 | } | |
207 | #endif | |
208 | ||
e2cda322 AA |
209 | #ifndef __HAVE_ARCH_PMD_SAME |
210 | #ifdef CONFIG_TRANSPARENT_HUGEPAGE | |
211 | static inline int pmd_same(pmd_t pmd_a, pmd_t pmd_b) | |
212 | { | |
213 | return pmd_val(pmd_a) == pmd_val(pmd_b); | |
214 | } | |
215 | #else /* CONFIG_TRANSPARENT_HUGEPAGE */ | |
216 | static inline int pmd_same(pmd_t pmd_a, pmd_t pmd_b) | |
217 | { | |
218 | BUG(); | |
219 | return 0; | |
220 | } | |
221 | #endif /* CONFIG_TRANSPARENT_HUGEPAGE */ | |
1da177e4 LT |
222 | #endif |
223 | ||
1da177e4 LT |
224 | #ifndef __HAVE_ARCH_PGD_OFFSET_GATE |
225 | #define pgd_offset_gate(mm, addr) pgd_offset(mm, addr) | |
226 | #endif | |
227 | ||
0b0968a3 | 228 | #ifndef __HAVE_ARCH_MOVE_PTE |
8b1f3124 | 229 | #define move_pte(pte, prot, old_addr, new_addr) (pte) |
8b1f3124 NP |
230 | #endif |
231 | ||
2c3cf556 | 232 | #ifndef pte_accessible |
20841405 | 233 | # define pte_accessible(mm, pte) ((void)(pte), 1) |
2c3cf556 RR |
234 | #endif |
235 | ||
c46a7c81 MG |
236 | #ifndef pte_present_nonuma |
237 | #define pte_present_nonuma(pte) pte_present(pte) | |
238 | #endif | |
239 | ||
61c77326 SL |
240 | #ifndef flush_tlb_fix_spurious_fault |
241 | #define flush_tlb_fix_spurious_fault(vma, address) flush_tlb_page(vma, address) | |
242 | #endif | |
243 | ||
0634a632 PM |
244 | #ifndef pgprot_noncached |
245 | #define pgprot_noncached(prot) (prot) | |
246 | #endif | |
247 | ||
2520bd31 | 248 | #ifndef pgprot_writecombine |
249 | #define pgprot_writecombine pgprot_noncached | |
250 | #endif | |
251 | ||
8b921acf LD |
252 | #ifndef pgprot_device |
253 | #define pgprot_device pgprot_noncached | |
254 | #endif | |
255 | ||
1da177e4 | 256 | /* |
8f6c99c1 HD |
257 | * When walking page tables, get the address of the next boundary, |
258 | * or the end address of the range if that comes earlier. Although no | |
259 | * vma end wraps to 0, rounded up __boundary may wrap to 0 throughout. | |
1da177e4 LT |
260 | */ |
261 | ||
1da177e4 LT |
262 | #define pgd_addr_end(addr, end) \ |
263 | ({ unsigned long __boundary = ((addr) + PGDIR_SIZE) & PGDIR_MASK; \ | |
264 | (__boundary - 1 < (end) - 1)? __boundary: (end); \ | |
265 | }) | |
1da177e4 LT |
266 | |
267 | #ifndef pud_addr_end | |
268 | #define pud_addr_end(addr, end) \ | |
269 | ({ unsigned long __boundary = ((addr) + PUD_SIZE) & PUD_MASK; \ | |
270 | (__boundary - 1 < (end) - 1)? __boundary: (end); \ | |
271 | }) | |
272 | #endif | |
273 | ||
274 | #ifndef pmd_addr_end | |
275 | #define pmd_addr_end(addr, end) \ | |
276 | ({ unsigned long __boundary = ((addr) + PMD_SIZE) & PMD_MASK; \ | |
277 | (__boundary - 1 < (end) - 1)? __boundary: (end); \ | |
278 | }) | |
279 | #endif | |
280 | ||
1da177e4 LT |
281 | /* |
282 | * When walking page tables, we usually want to skip any p?d_none entries; | |
283 | * and any p?d_bad entries - reporting the error before resetting to none. | |
284 | * Do the tests inline, but report and clear the bad entry in mm/memory.c. | |
285 | */ | |
286 | void pgd_clear_bad(pgd_t *); | |
287 | void pud_clear_bad(pud_t *); | |
288 | void pmd_clear_bad(pmd_t *); | |
289 | ||
290 | static inline int pgd_none_or_clear_bad(pgd_t *pgd) | |
291 | { | |
292 | if (pgd_none(*pgd)) | |
293 | return 1; | |
294 | if (unlikely(pgd_bad(*pgd))) { | |
295 | pgd_clear_bad(pgd); | |
296 | return 1; | |
297 | } | |
298 | return 0; | |
299 | } | |
300 | ||
301 | static inline int pud_none_or_clear_bad(pud_t *pud) | |
302 | { | |
303 | if (pud_none(*pud)) | |
304 | return 1; | |
305 | if (unlikely(pud_bad(*pud))) { | |
306 | pud_clear_bad(pud); | |
307 | return 1; | |
308 | } | |
309 | return 0; | |
310 | } | |
311 | ||
312 | static inline int pmd_none_or_clear_bad(pmd_t *pmd) | |
313 | { | |
314 | if (pmd_none(*pmd)) | |
315 | return 1; | |
316 | if (unlikely(pmd_bad(*pmd))) { | |
317 | pmd_clear_bad(pmd); | |
318 | return 1; | |
319 | } | |
320 | return 0; | |
321 | } | |
9535239f | 322 | |
1ea0704e JF |
323 | static inline pte_t __ptep_modify_prot_start(struct mm_struct *mm, |
324 | unsigned long addr, | |
325 | pte_t *ptep) | |
326 | { | |
327 | /* | |
328 | * Get the current pte state, but zero it out to make it | |
329 | * non-present, preventing the hardware from asynchronously | |
330 | * updating it. | |
331 | */ | |
332 | return ptep_get_and_clear(mm, addr, ptep); | |
333 | } | |
334 | ||
335 | static inline void __ptep_modify_prot_commit(struct mm_struct *mm, | |
336 | unsigned long addr, | |
337 | pte_t *ptep, pte_t pte) | |
338 | { | |
339 | /* | |
340 | * The pte is non-present, so there's no hardware state to | |
341 | * preserve. | |
342 | */ | |
343 | set_pte_at(mm, addr, ptep, pte); | |
344 | } | |
345 | ||
346 | #ifndef __HAVE_ARCH_PTEP_MODIFY_PROT_TRANSACTION | |
347 | /* | |
348 | * Start a pte protection read-modify-write transaction, which | |
349 | * protects against asynchronous hardware modifications to the pte. | |
350 | * The intention is not to prevent the hardware from making pte | |
351 | * updates, but to prevent any updates it may make from being lost. | |
352 | * | |
353 | * This does not protect against other software modifications of the | |
354 | * pte; the appropriate pte lock must be held over the transation. | |
355 | * | |
356 | * Note that this interface is intended to be batchable, meaning that | |
357 | * ptep_modify_prot_commit may not actually update the pte, but merely | |
358 | * queue the update to be done at some later time. The update must be | |
359 | * actually committed before the pte lock is released, however. | |
360 | */ | |
361 | static inline pte_t ptep_modify_prot_start(struct mm_struct *mm, | |
362 | unsigned long addr, | |
363 | pte_t *ptep) | |
364 | { | |
365 | return __ptep_modify_prot_start(mm, addr, ptep); | |
366 | } | |
367 | ||
368 | /* | |
369 | * Commit an update to a pte, leaving any hardware-controlled bits in | |
370 | * the PTE unmodified. | |
371 | */ | |
372 | static inline void ptep_modify_prot_commit(struct mm_struct *mm, | |
373 | unsigned long addr, | |
374 | pte_t *ptep, pte_t pte) | |
375 | { | |
376 | __ptep_modify_prot_commit(mm, addr, ptep, pte); | |
377 | } | |
378 | #endif /* __HAVE_ARCH_PTEP_MODIFY_PROT_TRANSACTION */ | |
fe1a6875 | 379 | #endif /* CONFIG_MMU */ |
1ea0704e | 380 | |
9535239f GU |
381 | /* |
382 | * A facility to provide lazy MMU batching. This allows PTE updates and | |
383 | * page invalidations to be delayed until a call to leave lazy MMU mode | |
384 | * is issued. Some architectures may benefit from doing this, and it is | |
385 | * beneficial for both shadow and direct mode hypervisors, which may batch | |
386 | * the PTE updates which happen during this window. Note that using this | |
387 | * interface requires that read hazards be removed from the code. A read | |
388 | * hazard could result in the direct mode hypervisor case, since the actual | |
389 | * write to the page tables may not yet have taken place, so reads though | |
390 | * a raw PTE pointer after it has been modified are not guaranteed to be | |
391 | * up to date. This mode can only be entered and left under the protection of | |
392 | * the page table locks for all page tables which may be modified. In the UP | |
393 | * case, this is required so that preemption is disabled, and in the SMP case, | |
394 | * it must synchronize the delayed page table writes properly on other CPUs. | |
395 | */ | |
396 | #ifndef __HAVE_ARCH_ENTER_LAZY_MMU_MODE | |
397 | #define arch_enter_lazy_mmu_mode() do {} while (0) | |
398 | #define arch_leave_lazy_mmu_mode() do {} while (0) | |
399 | #define arch_flush_lazy_mmu_mode() do {} while (0) | |
400 | #endif | |
401 | ||
402 | /* | |
7fd7d83d JF |
403 | * A facility to provide batching of the reload of page tables and |
404 | * other process state with the actual context switch code for | |
405 | * paravirtualized guests. By convention, only one of the batched | |
406 | * update (lazy) modes (CPU, MMU) should be active at any given time, | |
407 | * entry should never be nested, and entry and exits should always be | |
408 | * paired. This is for sanity of maintaining and reasoning about the | |
409 | * kernel code. In this case, the exit (end of the context switch) is | |
410 | * in architecture-specific code, and so doesn't need a generic | |
411 | * definition. | |
9535239f | 412 | */ |
7fd7d83d | 413 | #ifndef __HAVE_ARCH_START_CONTEXT_SWITCH |
224101ed | 414 | #define arch_start_context_switch(prev) do {} while (0) |
9535239f GU |
415 | #endif |
416 | ||
0f8975ec PE |
417 | #ifndef CONFIG_HAVE_ARCH_SOFT_DIRTY |
418 | static inline int pte_soft_dirty(pte_t pte) | |
419 | { | |
420 | return 0; | |
421 | } | |
422 | ||
423 | static inline int pmd_soft_dirty(pmd_t pmd) | |
424 | { | |
425 | return 0; | |
426 | } | |
427 | ||
428 | static inline pte_t pte_mksoft_dirty(pte_t pte) | |
429 | { | |
430 | return pte; | |
431 | } | |
432 | ||
433 | static inline pmd_t pmd_mksoft_dirty(pmd_t pmd) | |
434 | { | |
435 | return pmd; | |
436 | } | |
179ef71c CG |
437 | |
438 | static inline pte_t pte_swp_mksoft_dirty(pte_t pte) | |
439 | { | |
440 | return pte; | |
441 | } | |
442 | ||
443 | static inline int pte_swp_soft_dirty(pte_t pte) | |
444 | { | |
445 | return 0; | |
446 | } | |
447 | ||
448 | static inline pte_t pte_swp_clear_soft_dirty(pte_t pte) | |
449 | { | |
450 | return pte; | |
451 | } | |
41bb3476 CG |
452 | |
453 | static inline pte_t pte_file_clear_soft_dirty(pte_t pte) | |
454 | { | |
455 | return pte; | |
456 | } | |
457 | ||
458 | static inline pte_t pte_file_mksoft_dirty(pte_t pte) | |
459 | { | |
460 | return pte; | |
461 | } | |
462 | ||
463 | static inline int pte_file_soft_dirty(pte_t pte) | |
464 | { | |
465 | return 0; | |
466 | } | |
0f8975ec PE |
467 | #endif |
468 | ||
34801ba9 | 469 | #ifndef __HAVE_PFNMAP_TRACKING |
470 | /* | |
5180da41 SS |
471 | * Interfaces that can be used by architecture code to keep track of |
472 | * memory type of pfn mappings specified by the remap_pfn_range, | |
473 | * vm_insert_pfn. | |
474 | */ | |
475 | ||
476 | /* | |
477 | * track_pfn_remap is called when a _new_ pfn mapping is being established | |
478 | * by remap_pfn_range() for physical range indicated by pfn and size. | |
34801ba9 | 479 | */ |
5180da41 | 480 | static inline int track_pfn_remap(struct vm_area_struct *vma, pgprot_t *prot, |
b3b9c293 KK |
481 | unsigned long pfn, unsigned long addr, |
482 | unsigned long size) | |
34801ba9 | 483 | { |
484 | return 0; | |
485 | } | |
486 | ||
487 | /* | |
5180da41 SS |
488 | * track_pfn_insert is called when a _new_ single pfn is established |
489 | * by vm_insert_pfn(). | |
490 | */ | |
491 | static inline int track_pfn_insert(struct vm_area_struct *vma, pgprot_t *prot, | |
492 | unsigned long pfn) | |
493 | { | |
494 | return 0; | |
495 | } | |
496 | ||
497 | /* | |
498 | * track_pfn_copy is called when vma that is covering the pfnmap gets | |
34801ba9 | 499 | * copied through copy_page_range(). |
500 | */ | |
5180da41 | 501 | static inline int track_pfn_copy(struct vm_area_struct *vma) |
34801ba9 | 502 | { |
503 | return 0; | |
504 | } | |
505 | ||
506 | /* | |
34801ba9 | 507 | * untrack_pfn_vma is called while unmapping a pfnmap for a region. |
508 | * untrack can be called for a specific region indicated by pfn and size or | |
5180da41 | 509 | * can be for the entire vma (in which case pfn, size are zero). |
34801ba9 | 510 | */ |
5180da41 SS |
511 | static inline void untrack_pfn(struct vm_area_struct *vma, |
512 | unsigned long pfn, unsigned long size) | |
34801ba9 | 513 | { |
514 | } | |
515 | #else | |
5180da41 | 516 | extern int track_pfn_remap(struct vm_area_struct *vma, pgprot_t *prot, |
b3b9c293 KK |
517 | unsigned long pfn, unsigned long addr, |
518 | unsigned long size); | |
5180da41 SS |
519 | extern int track_pfn_insert(struct vm_area_struct *vma, pgprot_t *prot, |
520 | unsigned long pfn); | |
521 | extern int track_pfn_copy(struct vm_area_struct *vma); | |
522 | extern void untrack_pfn(struct vm_area_struct *vma, unsigned long pfn, | |
523 | unsigned long size); | |
34801ba9 | 524 | #endif |
525 | ||
816422ad KS |
526 | #ifdef __HAVE_COLOR_ZERO_PAGE |
527 | static inline int is_zero_pfn(unsigned long pfn) | |
528 | { | |
529 | extern unsigned long zero_pfn; | |
530 | unsigned long offset_from_zero_pfn = pfn - zero_pfn; | |
531 | return offset_from_zero_pfn <= (zero_page_mask >> PAGE_SHIFT); | |
532 | } | |
533 | ||
2f91ec8c KS |
534 | #define my_zero_pfn(addr) page_to_pfn(ZERO_PAGE(addr)) |
535 | ||
816422ad KS |
536 | #else |
537 | static inline int is_zero_pfn(unsigned long pfn) | |
538 | { | |
539 | extern unsigned long zero_pfn; | |
540 | return pfn == zero_pfn; | |
541 | } | |
542 | ||
543 | static inline unsigned long my_zero_pfn(unsigned long addr) | |
544 | { | |
545 | extern unsigned long zero_pfn; | |
546 | return zero_pfn; | |
547 | } | |
548 | #endif | |
549 | ||
1a5a9906 AA |
550 | #ifdef CONFIG_MMU |
551 | ||
5f6e8da7 AA |
552 | #ifndef CONFIG_TRANSPARENT_HUGEPAGE |
553 | static inline int pmd_trans_huge(pmd_t pmd) | |
554 | { | |
555 | return 0; | |
556 | } | |
557 | static inline int pmd_trans_splitting(pmd_t pmd) | |
558 | { | |
559 | return 0; | |
560 | } | |
e2cda322 AA |
561 | #ifndef __HAVE_ARCH_PMD_WRITE |
562 | static inline int pmd_write(pmd_t pmd) | |
563 | { | |
564 | BUG(); | |
565 | return 0; | |
566 | } | |
567 | #endif /* __HAVE_ARCH_PMD_WRITE */ | |
1a5a9906 AA |
568 | #endif /* CONFIG_TRANSPARENT_HUGEPAGE */ |
569 | ||
26c19178 AA |
570 | #ifndef pmd_read_atomic |
571 | static inline pmd_t pmd_read_atomic(pmd_t *pmdp) | |
572 | { | |
573 | /* | |
574 | * Depend on compiler for an atomic pmd read. NOTE: this is | |
575 | * only going to work, if the pmdval_t isn't larger than | |
576 | * an unsigned long. | |
577 | */ | |
578 | return *pmdp; | |
579 | } | |
580 | #endif | |
581 | ||
b3084f4d AK |
582 | #ifndef pmd_move_must_withdraw |
583 | static inline int pmd_move_must_withdraw(spinlock_t *new_pmd_ptl, | |
584 | spinlock_t *old_pmd_ptl) | |
585 | { | |
586 | /* | |
587 | * With split pmd lock we also need to move preallocated | |
588 | * PTE page table if new_pmd is on different PMD page table. | |
589 | */ | |
590 | return new_pmd_ptl != old_pmd_ptl; | |
591 | } | |
592 | #endif | |
593 | ||
1a5a9906 AA |
594 | /* |
595 | * This function is meant to be used by sites walking pagetables with | |
596 | * the mmap_sem hold in read mode to protect against MADV_DONTNEED and | |
597 | * transhuge page faults. MADV_DONTNEED can convert a transhuge pmd | |
598 | * into a null pmd and the transhuge page fault can convert a null pmd | |
599 | * into an hugepmd or into a regular pmd (if the hugepage allocation | |
600 | * fails). While holding the mmap_sem in read mode the pmd becomes | |
601 | * stable and stops changing under us only if it's not null and not a | |
602 | * transhuge pmd. When those races occurs and this function makes a | |
603 | * difference vs the standard pmd_none_or_clear_bad, the result is | |
604 | * undefined so behaving like if the pmd was none is safe (because it | |
605 | * can return none anyway). The compiler level barrier() is critically | |
606 | * important to compute the two checks atomically on the same pmdval. | |
26c19178 AA |
607 | * |
608 | * For 32bit kernels with a 64bit large pmd_t this automatically takes | |
609 | * care of reading the pmd atomically to avoid SMP race conditions | |
610 | * against pmd_populate() when the mmap_sem is hold for reading by the | |
611 | * caller (a special atomic read not done by "gcc" as in the generic | |
612 | * version above, is also needed when THP is disabled because the page | |
613 | * fault can populate the pmd from under us). | |
1a5a9906 AA |
614 | */ |
615 | static inline int pmd_none_or_trans_huge_or_clear_bad(pmd_t *pmd) | |
616 | { | |
26c19178 | 617 | pmd_t pmdval = pmd_read_atomic(pmd); |
1a5a9906 AA |
618 | /* |
619 | * The barrier will stabilize the pmdval in a register or on | |
620 | * the stack so that it will stop changing under the code. | |
e4eed03f AA |
621 | * |
622 | * When CONFIG_TRANSPARENT_HUGEPAGE=y on x86 32bit PAE, | |
623 | * pmd_read_atomic is allowed to return a not atomic pmdval | |
624 | * (for example pointing to an hugepage that has never been | |
625 | * mapped in the pmd). The below checks will only care about | |
626 | * the low part of the pmd with 32bit PAE x86 anyway, with the | |
627 | * exception of pmd_none(). So the important thing is that if | |
628 | * the low part of the pmd is found null, the high part will | |
629 | * be also null or the pmd_none() check below would be | |
630 | * confused. | |
1a5a9906 AA |
631 | */ |
632 | #ifdef CONFIG_TRANSPARENT_HUGEPAGE | |
633 | barrier(); | |
634 | #endif | |
ee53664b | 635 | if (pmd_none(pmdval) || pmd_trans_huge(pmdval)) |
1a5a9906 AA |
636 | return 1; |
637 | if (unlikely(pmd_bad(pmdval))) { | |
ee53664b | 638 | pmd_clear_bad(pmd); |
1a5a9906 AA |
639 | return 1; |
640 | } | |
641 | return 0; | |
642 | } | |
643 | ||
644 | /* | |
645 | * This is a noop if Transparent Hugepage Support is not built into | |
646 | * the kernel. Otherwise it is equivalent to | |
647 | * pmd_none_or_trans_huge_or_clear_bad(), and shall only be called in | |
648 | * places that already verified the pmd is not none and they want to | |
649 | * walk ptes while holding the mmap sem in read mode (write mode don't | |
650 | * need this). If THP is not enabled, the pmd can't go away under the | |
651 | * code even if MADV_DONTNEED runs, but if THP is enabled we need to | |
652 | * run a pmd_trans_unstable before walking the ptes after | |
653 | * split_huge_page_pmd returns (because it may have run when the pmd | |
654 | * become null, but then a page fault can map in a THP and not a | |
655 | * regular page). | |
656 | */ | |
657 | static inline int pmd_trans_unstable(pmd_t *pmd) | |
658 | { | |
659 | #ifdef CONFIG_TRANSPARENT_HUGEPAGE | |
660 | return pmd_none_or_trans_huge_or_clear_bad(pmd); | |
661 | #else | |
662 | return 0; | |
5f6e8da7 | 663 | #endif |
1a5a9906 AA |
664 | } |
665 | ||
be3a7284 | 666 | #ifdef CONFIG_NUMA_BALANCING |
be3a7284 | 667 | /* |
6a33979d MG |
668 | * _PAGE_NUMA distinguishes between an unmapped page table entry, an entry that |
669 | * is protected for PROT_NONE and a NUMA hinting fault entry. If the | |
670 | * architecture defines __PAGE_PROTNONE then it should take that into account | |
671 | * but those that do not can rely on the fact that the NUMA hinting scanner | |
672 | * skips inaccessible VMAs. | |
be3a7284 AA |
673 | * |
674 | * pte/pmd_present() returns true if pte/pmd_numa returns true. Page | |
675 | * fault triggers on those regions if pte/pmd_numa returns true | |
676 | * (because _PAGE_PRESENT is not set). | |
677 | */ | |
678 | #ifndef pte_numa | |
679 | static inline int pte_numa(pte_t pte) | |
680 | { | |
6a33979d | 681 | return ptenuma_flags(pte) == _PAGE_NUMA; |
be3a7284 AA |
682 | } |
683 | #endif | |
684 | ||
685 | #ifndef pmd_numa | |
686 | static inline int pmd_numa(pmd_t pmd) | |
687 | { | |
6a33979d | 688 | return pmdnuma_flags(pmd) == _PAGE_NUMA; |
be3a7284 AA |
689 | } |
690 | #endif | |
691 | ||
692 | /* | |
693 | * pte/pmd_mknuma sets the _PAGE_ACCESSED bitflag automatically | |
694 | * because they're called by the NUMA hinting minor page fault. If we | |
695 | * wouldn't set the _PAGE_ACCESSED bitflag here, the TLB miss handler | |
696 | * would be forced to set it later while filling the TLB after we | |
697 | * return to userland. That would trigger a second write to memory | |
698 | * that we optimize away by setting _PAGE_ACCESSED here. | |
699 | */ | |
700 | #ifndef pte_mknonnuma | |
701 | static inline pte_t pte_mknonnuma(pte_t pte) | |
702 | { | |
29c77870 MG |
703 | pteval_t val = pte_val(pte); |
704 | ||
705 | val &= ~_PAGE_NUMA; | |
706 | val |= (_PAGE_PRESENT|_PAGE_ACCESSED); | |
707 | return __pte(val); | |
be3a7284 AA |
708 | } |
709 | #endif | |
710 | ||
711 | #ifndef pmd_mknonnuma | |
712 | static inline pmd_t pmd_mknonnuma(pmd_t pmd) | |
713 | { | |
29c77870 MG |
714 | pmdval_t val = pmd_val(pmd); |
715 | ||
716 | val &= ~_PAGE_NUMA; | |
717 | val |= (_PAGE_PRESENT|_PAGE_ACCESSED); | |
718 | ||
719 | return __pmd(val); | |
be3a7284 AA |
720 | } |
721 | #endif | |
722 | ||
723 | #ifndef pte_mknuma | |
724 | static inline pte_t pte_mknuma(pte_t pte) | |
725 | { | |
29c77870 MG |
726 | pteval_t val = pte_val(pte); |
727 | ||
6a33979d MG |
728 | VM_BUG_ON(!(val & _PAGE_PRESENT)); |
729 | ||
29c77870 MG |
730 | val &= ~_PAGE_PRESENT; |
731 | val |= _PAGE_NUMA; | |
732 | ||
733 | return __pte(val); | |
be3a7284 AA |
734 | } |
735 | #endif | |
736 | ||
56eecdb9 AK |
737 | #ifndef ptep_set_numa |
738 | static inline void ptep_set_numa(struct mm_struct *mm, unsigned long addr, | |
739 | pte_t *ptep) | |
740 | { | |
741 | pte_t ptent = *ptep; | |
742 | ||
743 | ptent = pte_mknuma(ptent); | |
744 | set_pte_at(mm, addr, ptep, ptent); | |
745 | return; | |
746 | } | |
747 | #endif | |
748 | ||
be3a7284 AA |
749 | #ifndef pmd_mknuma |
750 | static inline pmd_t pmd_mknuma(pmd_t pmd) | |
751 | { | |
29c77870 MG |
752 | pmdval_t val = pmd_val(pmd); |
753 | ||
754 | val &= ~_PAGE_PRESENT; | |
755 | val |= _PAGE_NUMA; | |
756 | ||
757 | return __pmd(val); | |
be3a7284 AA |
758 | } |
759 | #endif | |
56eecdb9 AK |
760 | |
761 | #ifndef pmdp_set_numa | |
762 | static inline void pmdp_set_numa(struct mm_struct *mm, unsigned long addr, | |
763 | pmd_t *pmdp) | |
764 | { | |
765 | pmd_t pmd = *pmdp; | |
766 | ||
767 | pmd = pmd_mknuma(pmd); | |
768 | set_pmd_at(mm, addr, pmdp, pmd); | |
769 | return; | |
770 | } | |
771 | #endif | |
be3a7284 | 772 | #else |
be3a7284 AA |
773 | static inline int pmd_numa(pmd_t pmd) |
774 | { | |
775 | return 0; | |
776 | } | |
777 | ||
778 | static inline int pte_numa(pte_t pte) | |
779 | { | |
780 | return 0; | |
781 | } | |
782 | ||
783 | static inline pte_t pte_mknonnuma(pte_t pte) | |
784 | { | |
785 | return pte; | |
786 | } | |
787 | ||
788 | static inline pmd_t pmd_mknonnuma(pmd_t pmd) | |
789 | { | |
790 | return pmd; | |
791 | } | |
792 | ||
793 | static inline pte_t pte_mknuma(pte_t pte) | |
794 | { | |
795 | return pte; | |
796 | } | |
797 | ||
56eecdb9 AK |
798 | static inline void ptep_set_numa(struct mm_struct *mm, unsigned long addr, |
799 | pte_t *ptep) | |
800 | { | |
801 | return; | |
802 | } | |
803 | ||
804 | ||
be3a7284 AA |
805 | static inline pmd_t pmd_mknuma(pmd_t pmd) |
806 | { | |
807 | return pmd; | |
808 | } | |
56eecdb9 AK |
809 | |
810 | static inline void pmdp_set_numa(struct mm_struct *mm, unsigned long addr, | |
811 | pmd_t *pmdp) | |
812 | { | |
813 | return ; | |
814 | } | |
be3a7284 AA |
815 | #endif /* CONFIG_NUMA_BALANCING */ |
816 | ||
1a5a9906 | 817 | #endif /* CONFIG_MMU */ |
5f6e8da7 | 818 | |
1da177e4 LT |
819 | #endif /* !__ASSEMBLY__ */ |
820 | ||
40d158e6 AV |
821 | #ifndef io_remap_pfn_range |
822 | #define io_remap_pfn_range remap_pfn_range | |
823 | #endif | |
824 | ||
1da177e4 | 825 | #endif /* _ASM_GENERIC_PGTABLE_H */ |