]>
Commit | Line | Data |
---|---|---|
fabb626a HT |
1 | #ifndef _M32700UT_M32700UT_PLD_H |
2 | #define _M32700UT_M32700UT_PLD_H | |
3 | ||
1da177e4 | 4 | /* |
f30c2269 | 5 | * include/asm-m32r/m32700ut/m32700ut_pld.h |
1da177e4 LT |
6 | * |
7 | * Definitions for Programable Logic Device(PLD) on M32700UT board. | |
8 | * | |
9 | * Copyright (c) 2002 Takeo Takahashi | |
10 | * | |
11 | * This file is subject to the terms and conditions of the GNU General | |
12 | * Public License. See the file "COPYING" in the main directory of | |
13 | * this archive for more details. | |
1da177e4 LT |
14 | */ |
15 | ||
1da177e4 LT |
16 | #if defined(CONFIG_PLAT_M32700UT_Alpha) |
17 | #define PLD_PLAT_BASE 0x08c00000 | |
18 | #elif defined(CONFIG_PLAT_M32700UT) || defined(CONFIG_PLAT_USRV) | |
19 | #define PLD_PLAT_BASE 0x04c00000 | |
20 | #else | |
21 | #error "no platform configuration" | |
22 | #endif | |
23 | ||
24 | #ifndef __ASSEMBLY__ | |
25 | /* | |
26 | * C functions use non-cache address. | |
27 | */ | |
28 | #define PLD_BASE (PLD_PLAT_BASE /* + NONCACHE_OFFSET */) | |
29 | #define __reg8 (volatile unsigned char *) | |
30 | #define __reg16 (volatile unsigned short *) | |
31 | #define __reg32 (volatile unsigned int *) | |
32 | #else | |
33 | #define PLD_BASE (PLD_PLAT_BASE + NONCACHE_OFFSET) | |
34 | #define __reg8 | |
35 | #define __reg16 | |
36 | #define __reg32 | |
fabb626a | 37 | #endif /* __ASSEMBLY__ */ |
1da177e4 LT |
38 | |
39 | /* CFC */ | |
40 | #define PLD_CFRSTCR __reg16(PLD_BASE + 0x0000) | |
41 | #define PLD_CFSTS __reg16(PLD_BASE + 0x0002) | |
42 | #define PLD_CFIMASK __reg16(PLD_BASE + 0x0004) | |
43 | #define PLD_CFBUFCR __reg16(PLD_BASE + 0x0006) | |
44 | #define PLD_CFVENCR __reg16(PLD_BASE + 0x0008) | |
45 | #define PLD_CFCR0 __reg16(PLD_BASE + 0x000a) | |
46 | #define PLD_CFCR1 __reg16(PLD_BASE + 0x000c) | |
47 | #define PLD_IDERSTCR __reg16(PLD_BASE + 0x0010) | |
48 | ||
49 | /* MMC */ | |
50 | #define PLD_MMCCR __reg16(PLD_BASE + 0x4000) | |
51 | #define PLD_MMCMOD __reg16(PLD_BASE + 0x4002) | |
52 | #define PLD_MMCSTS __reg16(PLD_BASE + 0x4006) | |
53 | #define PLD_MMCBAUR __reg16(PLD_BASE + 0x400a) | |
54 | #define PLD_MMCCMDBCUT __reg16(PLD_BASE + 0x400c) | |
55 | #define PLD_MMCCDTBCUT __reg16(PLD_BASE + 0x400e) | |
56 | #define PLD_MMCDET __reg16(PLD_BASE + 0x4010) | |
57 | #define PLD_MMCWP __reg16(PLD_BASE + 0x4012) | |
58 | #define PLD_MMCWDATA __reg16(PLD_BASE + 0x5000) | |
59 | #define PLD_MMCRDATA __reg16(PLD_BASE + 0x6000) | |
60 | #define PLD_MMCCMDDATA __reg16(PLD_BASE + 0x7000) | |
61 | #define PLD_MMCRSPDATA __reg16(PLD_BASE + 0x7006) | |
62 | ||
63 | /* ICU | |
64 | * ICUISTS: status register | |
65 | * ICUIREQ0: request register | |
66 | * ICUIREQ1: request register | |
67 | * ICUCR3: control register for CFIREQ# interrupt | |
68 | * ICUCR4: control register for CFC Card insert interrupt | |
69 | * ICUCR5: control register for CFC Card eject interrupt | |
70 | * ICUCR6: control register for external interrupt | |
71 | * ICUCR11: control register for MMC Card insert/eject interrupt | |
72 | * ICUCR13: control register for SC error interrupt | |
73 | * ICUCR14: control register for SC receive interrupt | |
74 | * ICUCR15: control register for SC send interrupt | |
75 | * ICUCR16: control register for SIO0 receive interrupt | |
76 | * ICUCR17: control register for SIO0 send interrupt | |
77 | */ | |
78 | #if !defined(CONFIG_PLAT_USRV) | |
79 | #define PLD_IRQ_INT0 (M32700UT_PLD_IRQ_BASE + 0) /* None */ | |
80 | #define PLD_IRQ_INT1 (M32700UT_PLD_IRQ_BASE + 1) /* reserved */ | |
81 | #define PLD_IRQ_INT2 (M32700UT_PLD_IRQ_BASE + 2) /* reserved */ | |
82 | #define PLD_IRQ_CFIREQ (M32700UT_PLD_IRQ_BASE + 3) /* CF IREQ */ | |
83 | #define PLD_IRQ_CFC_INSERT (M32700UT_PLD_IRQ_BASE + 4) /* CF Insert */ | |
84 | #define PLD_IRQ_CFC_EJECT (M32700UT_PLD_IRQ_BASE + 5) /* CF Eject */ | |
85 | #define PLD_IRQ_EXINT (M32700UT_PLD_IRQ_BASE + 6) /* EXINT */ | |
86 | #define PLD_IRQ_INT7 (M32700UT_PLD_IRQ_BASE + 7) /* reserved */ | |
87 | #define PLD_IRQ_INT8 (M32700UT_PLD_IRQ_BASE + 8) /* reserved */ | |
88 | #define PLD_IRQ_INT9 (M32700UT_PLD_IRQ_BASE + 9) /* reserved */ | |
89 | #define PLD_IRQ_INT10 (M32700UT_PLD_IRQ_BASE + 10) /* reserved */ | |
90 | #define PLD_IRQ_MMCCARD (M32700UT_PLD_IRQ_BASE + 11) /* MMC Insert/Eject */ | |
91 | #define PLD_IRQ_INT12 (M32700UT_PLD_IRQ_BASE + 12) /* reserved */ | |
92 | #define PLD_IRQ_SC_ERROR (M32700UT_PLD_IRQ_BASE + 13) /* SC error */ | |
93 | #define PLD_IRQ_SC_RCV (M32700UT_PLD_IRQ_BASE + 14) /* SC receive */ | |
94 | #define PLD_IRQ_SC_SND (M32700UT_PLD_IRQ_BASE + 15) /* SC send */ | |
95 | #define PLD_IRQ_SIO0_RCV (M32700UT_PLD_IRQ_BASE + 16) /* SIO receive */ | |
96 | #define PLD_IRQ_SIO0_SND (M32700UT_PLD_IRQ_BASE + 17) /* SIO send */ | |
97 | #define PLD_IRQ_INT18 (M32700UT_PLD_IRQ_BASE + 18) /* reserved */ | |
98 | #define PLD_IRQ_INT19 (M32700UT_PLD_IRQ_BASE + 19) /* reserved */ | |
99 | #define PLD_IRQ_INT20 (M32700UT_PLD_IRQ_BASE + 20) /* reserved */ | |
100 | #define PLD_IRQ_INT21 (M32700UT_PLD_IRQ_BASE + 21) /* reserved */ | |
101 | #define PLD_IRQ_INT22 (M32700UT_PLD_IRQ_BASE + 22) /* reserved */ | |
102 | #define PLD_IRQ_INT23 (M32700UT_PLD_IRQ_BASE + 23) /* reserved */ | |
103 | #define PLD_IRQ_INT24 (M32700UT_PLD_IRQ_BASE + 24) /* reserved */ | |
104 | #define PLD_IRQ_INT25 (M32700UT_PLD_IRQ_BASE + 25) /* reserved */ | |
105 | #define PLD_IRQ_INT26 (M32700UT_PLD_IRQ_BASE + 26) /* reserved */ | |
106 | #define PLD_IRQ_INT27 (M32700UT_PLD_IRQ_BASE + 27) /* reserved */ | |
107 | #define PLD_IRQ_INT28 (M32700UT_PLD_IRQ_BASE + 28) /* reserved */ | |
108 | #define PLD_IRQ_INT29 (M32700UT_PLD_IRQ_BASE + 29) /* reserved */ | |
109 | #define PLD_IRQ_INT30 (M32700UT_PLD_IRQ_BASE + 30) /* reserved */ | |
110 | #define PLD_IRQ_INT31 (M32700UT_PLD_IRQ_BASE + 31) /* reserved */ | |
111 | ||
112 | #else /* CONFIG_PLAT_USRV */ | |
113 | ||
114 | #define PLD_IRQ_INT0 (M32700UT_PLD_IRQ_BASE + 0) /* None */ | |
115 | #define PLD_IRQ_INT1 (M32700UT_PLD_IRQ_BASE + 1) /* reserved */ | |
116 | #define PLD_IRQ_INT2 (M32700UT_PLD_IRQ_BASE + 2) /* reserved */ | |
117 | #define PLD_IRQ_CF0 (M32700UT_PLD_IRQ_BASE + 3) /* CF0# */ | |
118 | #define PLD_IRQ_CF1 (M32700UT_PLD_IRQ_BASE + 4) /* CF1# */ | |
119 | #define PLD_IRQ_CF2 (M32700UT_PLD_IRQ_BASE + 5) /* CF2# */ | |
120 | #define PLD_IRQ_CF3 (M32700UT_PLD_IRQ_BASE + 6) /* CF3# */ | |
121 | #define PLD_IRQ_CF4 (M32700UT_PLD_IRQ_BASE + 7) /* CF4# */ | |
122 | #define PLD_IRQ_INT8 (M32700UT_PLD_IRQ_BASE + 8) /* reserved */ | |
123 | #define PLD_IRQ_INT9 (M32700UT_PLD_IRQ_BASE + 9) /* reserved */ | |
124 | #define PLD_IRQ_INT10 (M32700UT_PLD_IRQ_BASE + 10) /* reserved */ | |
125 | #define PLD_IRQ_INT11 (M32700UT_PLD_IRQ_BASE + 11) /* reserved */ | |
126 | #define PLD_IRQ_UART0 (M32700UT_PLD_IRQ_BASE + 12) /* UARTIRQ0 */ | |
127 | #define PLD_IRQ_UART1 (M32700UT_PLD_IRQ_BASE + 13) /* UARTIRQ1 */ | |
128 | #define PLD_IRQ_INT14 (M32700UT_PLD_IRQ_BASE + 14) /* reserved */ | |
129 | #define PLD_IRQ_INT15 (M32700UT_PLD_IRQ_BASE + 15) /* reserved */ | |
130 | #define PLD_IRQ_SNDINT (M32700UT_PLD_IRQ_BASE + 16) /* SNDINT# */ | |
131 | #define PLD_IRQ_INT17 (M32700UT_PLD_IRQ_BASE + 17) /* reserved */ | |
132 | #define PLD_IRQ_INT18 (M32700UT_PLD_IRQ_BASE + 18) /* reserved */ | |
133 | #define PLD_IRQ_INT19 (M32700UT_PLD_IRQ_BASE + 19) /* reserved */ | |
134 | #define PLD_IRQ_INT20 (M32700UT_PLD_IRQ_BASE + 20) /* reserved */ | |
135 | #define PLD_IRQ_INT21 (M32700UT_PLD_IRQ_BASE + 21) /* reserved */ | |
136 | #define PLD_IRQ_INT22 (M32700UT_PLD_IRQ_BASE + 22) /* reserved */ | |
137 | #define PLD_IRQ_INT23 (M32700UT_PLD_IRQ_BASE + 23) /* reserved */ | |
138 | #define PLD_IRQ_INT24 (M32700UT_PLD_IRQ_BASE + 24) /* reserved */ | |
139 | #define PLD_IRQ_INT25 (M32700UT_PLD_IRQ_BASE + 25) /* reserved */ | |
140 | #define PLD_IRQ_INT26 (M32700UT_PLD_IRQ_BASE + 26) /* reserved */ | |
141 | #define PLD_IRQ_INT27 (M32700UT_PLD_IRQ_BASE + 27) /* reserved */ | |
142 | #define PLD_IRQ_INT28 (M32700UT_PLD_IRQ_BASE + 28) /* reserved */ | |
143 | #define PLD_IRQ_INT29 (M32700UT_PLD_IRQ_BASE + 29) /* reserved */ | |
144 | #define PLD_IRQ_INT30 (M32700UT_PLD_IRQ_BASE + 30) /* reserved */ | |
145 | ||
146 | #endif /* CONFIG_PLAT_USRV */ | |
147 | ||
148 | #define PLD_ICUISTS __reg16(PLD_BASE + 0x8002) | |
149 | #define PLD_ICUISTS_VECB_MASK (0xf000) | |
150 | #define PLD_ICUISTS_VECB(x) ((x) & PLD_ICUISTS_VECB_MASK) | |
151 | #define PLD_ICUISTS_ISN_MASK (0x07c0) | |
152 | #define PLD_ICUISTS_ISN(x) ((x) & PLD_ICUISTS_ISN_MASK) | |
153 | #define PLD_ICUIREQ0 __reg16(PLD_BASE + 0x8004) | |
154 | #define PLD_ICUIREQ1 __reg16(PLD_BASE + 0x8006) | |
155 | #define PLD_ICUCR1 __reg16(PLD_BASE + 0x8100) | |
156 | #define PLD_ICUCR2 __reg16(PLD_BASE + 0x8102) | |
157 | #define PLD_ICUCR3 __reg16(PLD_BASE + 0x8104) | |
158 | #define PLD_ICUCR4 __reg16(PLD_BASE + 0x8106) | |
159 | #define PLD_ICUCR5 __reg16(PLD_BASE + 0x8108) | |
160 | #define PLD_ICUCR6 __reg16(PLD_BASE + 0x810a) | |
161 | #define PLD_ICUCR7 __reg16(PLD_BASE + 0x810c) | |
162 | #define PLD_ICUCR8 __reg16(PLD_BASE + 0x810e) | |
163 | #define PLD_ICUCR9 __reg16(PLD_BASE + 0x8110) | |
164 | #define PLD_ICUCR10 __reg16(PLD_BASE + 0x8112) | |
165 | #define PLD_ICUCR11 __reg16(PLD_BASE + 0x8114) | |
166 | #define PLD_ICUCR12 __reg16(PLD_BASE + 0x8116) | |
167 | #define PLD_ICUCR13 __reg16(PLD_BASE + 0x8118) | |
168 | #define PLD_ICUCR14 __reg16(PLD_BASE + 0x811a) | |
169 | #define PLD_ICUCR15 __reg16(PLD_BASE + 0x811c) | |
170 | #define PLD_ICUCR16 __reg16(PLD_BASE + 0x811e) | |
171 | #define PLD_ICUCR17 __reg16(PLD_BASE + 0x8120) | |
172 | #define PLD_ICUCR_IEN (0x1000) | |
173 | #define PLD_ICUCR_IREQ (0x0100) | |
174 | #define PLD_ICUCR_ISMOD00 (0x0000) /* Low edge */ | |
175 | #define PLD_ICUCR_ISMOD01 (0x0010) /* Low level */ | |
176 | #define PLD_ICUCR_ISMOD02 (0x0020) /* High edge */ | |
177 | #define PLD_ICUCR_ISMOD03 (0x0030) /* High level */ | |
178 | #define PLD_ICUCR_ILEVEL0 (0x0000) | |
179 | #define PLD_ICUCR_ILEVEL1 (0x0001) | |
180 | #define PLD_ICUCR_ILEVEL2 (0x0002) | |
181 | #define PLD_ICUCR_ILEVEL3 (0x0003) | |
182 | #define PLD_ICUCR_ILEVEL4 (0x0004) | |
183 | #define PLD_ICUCR_ILEVEL5 (0x0005) | |
184 | #define PLD_ICUCR_ILEVEL6 (0x0006) | |
185 | #define PLD_ICUCR_ILEVEL7 (0x0007) | |
186 | ||
187 | /* Power Control of MMC and CF */ | |
188 | #define PLD_CPCR __reg16(PLD_BASE + 0x14000) | |
189 | #define PLD_CPCR_CF 0x0001 | |
190 | #define PLD_CPCR_MMC 0x0002 | |
191 | ||
192 | /* LED Control | |
193 | * | |
194 | * 1: DIP swich side | |
195 | * 2: Reset switch side | |
196 | */ | |
197 | #define PLD_IOLEDCR __reg16(PLD_BASE + 0x14002) | |
198 | #define PLD_IOLED_1_ON 0x001 | |
199 | #define PLD_IOLED_1_OFF 0x000 | |
200 | #define PLD_IOLED_2_ON 0x002 | |
201 | #define PLD_IOLED_2_OFF 0x000 | |
202 | ||
203 | /* DIP Switch | |
204 | * 0: Write-protect of Flash Memory (0:protected, 1:non-protected) | |
205 | * 1: - | |
206 | * 2: - | |
207 | * 3: - | |
208 | */ | |
209 | #define PLD_IOSWSTS __reg16(PLD_BASE + 0x14004) | |
210 | #define PLD_IOSWSTS_IOSW2 0x0200 | |
211 | #define PLD_IOSWSTS_IOSW1 0x0100 | |
212 | #define PLD_IOSWSTS_IOWP0 0x0001 | |
213 | ||
214 | /* CRC */ | |
215 | #define PLD_CRC7DATA __reg16(PLD_BASE + 0x18000) | |
216 | #define PLD_CRC7INDATA __reg16(PLD_BASE + 0x18002) | |
217 | #define PLD_CRC16DATA __reg16(PLD_BASE + 0x18004) | |
218 | #define PLD_CRC16INDATA __reg16(PLD_BASE + 0x18006) | |
219 | #define PLD_CRC16ADATA __reg16(PLD_BASE + 0x18008) | |
220 | #define PLD_CRC16AINDATA __reg16(PLD_BASE + 0x1800a) | |
221 | ||
222 | /* RTC */ | |
223 | #define PLD_RTCCR __reg16(PLD_BASE + 0x1c000) | |
224 | #define PLD_RTCBAUR __reg16(PLD_BASE + 0x1c002) | |
225 | #define PLD_RTCWRDATA __reg16(PLD_BASE + 0x1c004) | |
226 | #define PLD_RTCRDDATA __reg16(PLD_BASE + 0x1c006) | |
227 | #define PLD_RTCRSTODT __reg16(PLD_BASE + 0x1c008) | |
228 | ||
229 | /* SIO0 */ | |
230 | #define PLD_ESIO0CR __reg16(PLD_BASE + 0x20000) | |
231 | #define PLD_ESIO0CR_TXEN 0x0001 | |
232 | #define PLD_ESIO0CR_RXEN 0x0002 | |
233 | #define PLD_ESIO0MOD0 __reg16(PLD_BASE + 0x20002) | |
234 | #define PLD_ESIO0MOD0_CTSS 0x0040 | |
235 | #define PLD_ESIO0MOD0_RTSS 0x0080 | |
236 | #define PLD_ESIO0MOD1 __reg16(PLD_BASE + 0x20004) | |
237 | #define PLD_ESIO0MOD1_LMFS 0x0010 | |
238 | #define PLD_ESIO0STS __reg16(PLD_BASE + 0x20006) | |
239 | #define PLD_ESIO0STS_TEMP 0x0001 | |
240 | #define PLD_ESIO0STS_TXCP 0x0002 | |
241 | #define PLD_ESIO0STS_RXCP 0x0004 | |
242 | #define PLD_ESIO0STS_TXSC 0x0100 | |
243 | #define PLD_ESIO0STS_RXSC 0x0200 | |
244 | #define PLD_ESIO0STS_TXREADY (PLD_ESIO0STS_TXCP | PLD_ESIO0STS_TEMP) | |
245 | #define PLD_ESIO0INTCR __reg16(PLD_BASE + 0x20008) | |
246 | #define PLD_ESIO0INTCR_TXIEN 0x0002 | |
247 | #define PLD_ESIO0INTCR_RXCEN 0x0004 | |
248 | #define PLD_ESIO0BAUR __reg16(PLD_BASE + 0x2000a) | |
249 | #define PLD_ESIO0TXB __reg16(PLD_BASE + 0x2000c) | |
250 | #define PLD_ESIO0RXB __reg16(PLD_BASE + 0x2000e) | |
251 | ||
252 | /* SIM Card */ | |
253 | #define PLD_SCCR __reg16(PLD_BASE + 0x38000) | |
254 | #define PLD_SCMOD __reg16(PLD_BASE + 0x38004) | |
255 | #define PLD_SCSTS __reg16(PLD_BASE + 0x38006) | |
256 | #define PLD_SCINTCR __reg16(PLD_BASE + 0x38008) | |
257 | #define PLD_SCBAUR __reg16(PLD_BASE + 0x3800a) | |
258 | #define PLD_SCTXB __reg16(PLD_BASE + 0x3800c) | |
259 | #define PLD_SCRXB __reg16(PLD_BASE + 0x3800e) | |
260 | ||
fabb626a | 261 | #endif /* _M32700UT_M32700UT_PLD.H */ |