]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | #ifndef _M68K_IRQ_H_ |
2 | #define _M68K_IRQ_H_ | |
3 | ||
68387c44 | 4 | #include <linux/linkage.h> |
b5dc7840 RZ |
5 | #include <linux/hardirq.h> |
6 | #include <linux/spinlock_types.h> | |
1da177e4 | 7 | |
1da177e4 LT |
8 | /* |
9 | * This should be the same as the max(NUM_X_SOURCES) for all the | |
10 | * different m68k hosts compiled into the kernel. | |
11 | * Currently the Atari has 72 and the Amiga 24, but if both are | |
12 | * supported in the kernel it is better to make room for 72. | |
13 | */ | |
68387c44 RZ |
14 | #if defined(CONFIG_VME) || defined(CONFIG_SUN3) || defined(CONFIG_SUN3X) |
15 | #define NR_IRQS 200 | |
16 | #elif defined(CONFIG_ATARI) || defined(CONFIG_MAC) | |
17 | #define NR_IRQS 72 | |
18 | #elif defined(CONFIG_Q40) | |
19 | #define NR_IRQS 43 | |
20 | #elif defined(CONFIG_AMIGA) | |
21 | #define NR_IRQS 32 | |
22 | #elif defined(CONFIG_APOLLO) | |
23 | #define NR_IRQS 24 | |
24 | #elif defined(CONFIG_HP300) | |
25 | #define NR_IRQS 8 | |
1da177e4 | 26 | #else |
68387c44 | 27 | #error unknown nr of irqs |
1da177e4 LT |
28 | #endif |
29 | ||
85b07cd1 AV |
30 | /* |
31 | * The hardirq mask has to be large enough to have | |
32 | * space for potentially all IRQ sources in the system | |
33 | * nesting on a single CPU: | |
34 | */ | |
35 | #if (1 << HARDIRQ_BITS) < NR_IRQS | |
36 | # error HARDIRQ_BITS is too low! | |
37 | #endif | |
38 | ||
1da177e4 LT |
39 | /* |
40 | * Interrupt source definitions | |
41 | * General interrupt sources are the level 1-7. | |
42 | * Adding an interrupt service routine for one of these sources | |
43 | * results in the addition of that routine to a chain of routines. | |
44 | * Each one is called in succession. Each individual interrupt | |
45 | * service routine should determine if the device associated with | |
46 | * that routine requires service. | |
47 | */ | |
48 | ||
4facfde9 | 49 | #define IRQ_SPURIOUS 0 |
1da177e4 | 50 | |
4facfde9 RZ |
51 | #define IRQ_AUTO_1 1 /* level 1 interrupt */ |
52 | #define IRQ_AUTO_2 2 /* level 2 interrupt */ | |
53 | #define IRQ_AUTO_3 3 /* level 3 interrupt */ | |
54 | #define IRQ_AUTO_4 4 /* level 4 interrupt */ | |
55 | #define IRQ_AUTO_5 5 /* level 5 interrupt */ | |
56 | #define IRQ_AUTO_6 6 /* level 6 interrupt */ | |
57 | #define IRQ_AUTO_7 7 /* level 7 interrupt (non-maskable) */ | |
1da177e4 | 58 | |
4facfde9 | 59 | #define IRQ_USER 8 |
1da177e4 | 60 | |
68387c44 RZ |
61 | extern unsigned int irq_canonicalize(unsigned int irq); |
62 | extern void enable_irq(unsigned int); | |
63 | extern void disable_irq(unsigned int); | |
00fc00df | 64 | #define disable_irq_nosync disable_irq |
1da177e4 LT |
65 | |
66 | struct pt_regs; | |
67 | ||
1da177e4 LT |
68 | /* |
69 | * various flags for request_irq() - the Amiga now uses the standard | |
b0b9fdc1 TG |
70 | * mechanism like all other architectures - IRQF_DISABLED and |
71 | * IRQF_SHARED are your friends. | |
1da177e4 LT |
72 | */ |
73 | #ifndef MACH_AMIGA_ONLY | |
74 | #define IRQ_FLG_LOCK (0x0001) /* handler is not replaceable */ | |
75 | #define IRQ_FLG_REPLACE (0x0002) /* replace existing handler */ | |
76 | #define IRQ_FLG_FAST (0x0004) | |
77 | #define IRQ_FLG_SLOW (0x0008) | |
78 | #define IRQ_FLG_STD (0x8000) /* internally used */ | |
79 | #endif | |
80 | ||
81 | /* | |
82 | * This structure is used to chain together the ISRs for a particular | |
83 | * interrupt source (if it supports chaining). | |
84 | */ | |
85 | typedef struct irq_node { | |
b5dc7840 | 86 | int (*handler)(int, void *, struct pt_regs *); |
1da177e4 | 87 | void *dev_id; |
1da177e4 | 88 | struct irq_node *next; |
b5dc7840 RZ |
89 | unsigned long flags; |
90 | const char *devname; | |
1da177e4 LT |
91 | } irq_node_t; |
92 | ||
93 | /* | |
94 | * This structure has only 4 elements for speed reasons | |
95 | */ | |
96 | typedef struct irq_handler { | |
b5dc7840 | 97 | int (*handler)(int, void *, struct pt_regs *); |
1da177e4 LT |
98 | unsigned long flags; |
99 | void *dev_id; | |
100 | const char *devname; | |
101 | } irq_handler_t; | |
102 | ||
b5dc7840 RZ |
103 | struct irq_controller { |
104 | const char *name; | |
105 | spinlock_t lock; | |
106 | int (*startup)(unsigned int irq); | |
107 | void (*shutdown)(unsigned int irq); | |
108 | void (*enable)(unsigned int irq); | |
109 | void (*disable)(unsigned int irq); | |
110 | }; | |
111 | ||
112 | extern int m68k_irq_startup(unsigned int); | |
113 | extern void m68k_irq_shutdown(unsigned int); | |
114 | ||
1da177e4 LT |
115 | /* |
116 | * This function returns a new irq_node_t | |
117 | */ | |
118 | extern irq_node_t *new_irq_node(void); | |
119 | ||
68387c44 RZ |
120 | extern void m68k_setup_auto_interrupt(void (*handler)(unsigned int, struct pt_regs *)); |
121 | extern void m68k_setup_user_interrupt(unsigned int vec, unsigned int cnt, | |
122 | void (*handler)(unsigned int, struct pt_regs *)); | |
123 | extern void m68k_setup_irq_controller(struct irq_controller *, unsigned int, unsigned int); | |
124 | ||
125 | asmlinkage void m68k_handle_int(unsigned int, struct pt_regs *); | |
126 | ||
1da177e4 | 127 | #endif /* _M68K_IRQ_H_ */ |