]>
Commit | Line | Data |
---|---|---|
b229632a YS |
1 | /* |
2 | * include/asm-sh/cpu-sh2a/cache.h | |
3 | * | |
4 | * Copyright (C) 2004 Paul Mundt | |
5 | * | |
6 | * This file is subject to the terms and conditions of the GNU General Public | |
7 | * License. See the file "COPYING" in the main directory of this archive | |
8 | * for more details. | |
9 | */ | |
10 | #ifndef __ASM_CPU_SH2A_CACHE_H | |
11 | #define __ASM_CPU_SH2A_CACHE_H | |
12 | ||
13 | #define L1_CACHE_SHIFT 4 | |
14 | ||
8d5fb297 PM |
15 | #define SH_CACHE_VALID 1 |
16 | #define SH_CACHE_UPDATED 2 | |
17 | #define SH_CACHE_COMBINED 4 | |
18 | #define SH_CACHE_ASSOC 8 | |
19 | ||
b229632a YS |
20 | #define CCR1 0xfffc1000 |
21 | #define CCR2 0xfffc1004 | |
22 | ||
23 | /* CCR1 behaves more like the traditional CCR */ | |
24 | #define CCR CCR1 | |
25 | ||
26 | /* | |
27 | * Most of the SH-2A CCR1 definitions resemble the SH-4 ones. All others not | |
28 | * listed here are reserved. | |
29 | */ | |
30 | #define CCR_CACHE_CB 0x0000 /* Hack */ | |
31 | #define CCR_CACHE_OCE 0x0001 | |
32 | #define CCR_CACHE_WT 0x0002 | |
33 | #define CCR_CACHE_OCI 0x0008 /* OCF */ | |
34 | #define CCR_CACHE_ICE 0x0100 | |
35 | #define CCR_CACHE_ICI 0x0800 /* ICF */ | |
36 | ||
37 | #define CACHE_IC_ADDRESS_ARRAY 0xf0000000 | |
38 | #define CACHE_OC_ADDRESS_ARRAY 0xf0800000 | |
39 | ||
40 | #define CCR_CACHE_ENABLE (CCR_CACHE_OCE | CCR_CACHE_ICE) | |
41 | #define CCR_CACHE_INVALIDATE (CCR_CACHE_OCI | CCR_CACHE_ICI) | |
42 | ||
43 | #endif /* __ASM_CPU_SH2A_CACHE_H */ | |
44 |