]>
Commit | Line | Data |
---|---|---|
0d6aa60b | 1 | /* |
bc54fd1a DA |
2 | * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. |
3 | * All Rights Reserved. | |
4 | * | |
5 | * Permission is hereby granted, free of charge, to any person obtaining a | |
6 | * copy of this software and associated documentation files (the | |
7 | * "Software"), to deal in the Software without restriction, including | |
8 | * without limitation the rights to use, copy, modify, merge, publish, | |
9 | * distribute, sub license, and/or sell copies of the Software, and to | |
10 | * permit persons to whom the Software is furnished to do so, subject to | |
11 | * the following conditions: | |
12 | * | |
13 | * The above copyright notice and this permission notice (including the | |
14 | * next paragraph) shall be included in all copies or substantial portions | |
15 | * of the Software. | |
16 | * | |
17 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS | |
18 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
19 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. | |
20 | * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR | |
21 | * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, | |
22 | * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE | |
23 | * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. | |
24 | * | |
0d6aa60b | 25 | */ |
bc54fd1a | 26 | |
1da177e4 LT |
27 | #ifndef _I915_DRM_H_ |
28 | #define _I915_DRM_H_ | |
29 | ||
1a95916f KH |
30 | #include "drm.h" |
31 | ||
1da177e4 LT |
32 | /* Please note that modifications to all structs defined here are |
33 | * subject to backwards-compatibility constraints. | |
34 | */ | |
1da177e4 | 35 | |
aa7ffc01 JB |
36 | #ifdef __KERNEL__ |
37 | /* For use by IPS driver */ | |
38 | extern unsigned long i915_read_mch_val(void); | |
39 | extern bool i915_gpu_raise(void); | |
40 | extern bool i915_gpu_lower(void); | |
41 | extern bool i915_gpu_busy(void); | |
42 | extern bool i915_gpu_turbo_disable(void); | |
43 | #endif | |
44 | ||
1da177e4 LT |
45 | /* Each region is a minimum of 16k, and there are at most 255 of them. |
46 | */ | |
47 | #define I915_NR_TEX_REGIONS 255 /* table size 2k - maximum due to use | |
48 | * of chars for next/prev indices */ | |
49 | #define I915_LOG_MIN_TEX_REGION_SIZE 14 | |
50 | ||
51 | typedef struct _drm_i915_init { | |
52 | enum { | |
53 | I915_INIT_DMA = 0x01, | |
54 | I915_CLEANUP_DMA = 0x02, | |
55 | I915_RESUME_DMA = 0x03 | |
56 | } func; | |
57 | unsigned int mmio_offset; | |
58 | int sarea_priv_offset; | |
59 | unsigned int ring_start; | |
60 | unsigned int ring_end; | |
61 | unsigned int ring_size; | |
62 | unsigned int front_offset; | |
63 | unsigned int back_offset; | |
64 | unsigned int depth_offset; | |
65 | unsigned int w; | |
66 | unsigned int h; | |
67 | unsigned int pitch; | |
68 | unsigned int pitch_bits; | |
69 | unsigned int back_pitch; | |
70 | unsigned int depth_pitch; | |
71 | unsigned int cpp; | |
72 | unsigned int chipset; | |
73 | } drm_i915_init_t; | |
74 | ||
75 | typedef struct _drm_i915_sarea { | |
c60ce623 | 76 | struct drm_tex_region texList[I915_NR_TEX_REGIONS + 1]; |
1da177e4 LT |
77 | int last_upload; /* last time texture was uploaded */ |
78 | int last_enqueue; /* last time a buffer was enqueued */ | |
79 | int last_dispatch; /* age of the most recently dispatched buffer */ | |
80 | int ctxOwner; /* last context to upload state */ | |
81 | int texAge; | |
82 | int pf_enabled; /* is pageflipping allowed? */ | |
83 | int pf_active; | |
84 | int pf_current_page; /* which buffer is being displayed? */ | |
85 | int perf_boxes; /* performance boxes to be displayed */ | |
de227f5f DA |
86 | int width, height; /* screen size in pixels */ |
87 | ||
88 | drm_handle_t front_handle; | |
89 | int front_offset; | |
90 | int front_size; | |
91 | ||
92 | drm_handle_t back_handle; | |
93 | int back_offset; | |
94 | int back_size; | |
95 | ||
96 | drm_handle_t depth_handle; | |
97 | int depth_offset; | |
98 | int depth_size; | |
99 | ||
100 | drm_handle_t tex_handle; | |
101 | int tex_offset; | |
102 | int tex_size; | |
103 | int log_tex_granularity; | |
104 | int pitch; | |
105 | int rotation; /* 0, 90, 180 or 270 */ | |
106 | int rotated_offset; | |
107 | int rotated_size; | |
108 | int rotated_pitch; | |
109 | int virtualX, virtualY; | |
c29b669c AH |
110 | |
111 | unsigned int front_tiled; | |
112 | unsigned int back_tiled; | |
113 | unsigned int depth_tiled; | |
114 | unsigned int rotated_tiled; | |
115 | unsigned int rotated2_tiled; | |
376642cf | 116 | |
af6061af DA |
117 | int pipeA_x; |
118 | int pipeA_y; | |
119 | int pipeA_w; | |
120 | int pipeA_h; | |
121 | int pipeB_x; | |
122 | int pipeB_y; | |
123 | int pipeB_w; | |
124 | int pipeB_h; | |
dfef2459 DA |
125 | |
126 | /* fill out some space for old userspace triple buffer */ | |
127 | drm_handle_t unused_handle; | |
1d7f83d5 | 128 | __u32 unused1, unused2, unused3; |
dfef2459 DA |
129 | |
130 | /* buffer object handles for static buffers. May change | |
131 | * over the lifetime of the client. | |
132 | */ | |
1d7f83d5 AB |
133 | __u32 front_bo_handle; |
134 | __u32 back_bo_handle; | |
135 | __u32 unused_bo_handle; | |
136 | __u32 depth_bo_handle; | |
dfef2459 | 137 | |
1da177e4 LT |
138 | } drm_i915_sarea_t; |
139 | ||
dfef2459 DA |
140 | /* due to userspace building against these headers we need some compat here */ |
141 | #define planeA_x pipeA_x | |
142 | #define planeA_y pipeA_y | |
143 | #define planeA_w pipeA_w | |
144 | #define planeA_h pipeA_h | |
145 | #define planeB_x pipeB_x | |
146 | #define planeB_y pipeB_y | |
147 | #define planeB_w pipeB_w | |
148 | #define planeB_h pipeB_h | |
149 | ||
1da177e4 LT |
150 | /* Flags for perf_boxes |
151 | */ | |
152 | #define I915_BOX_RING_EMPTY 0x1 | |
153 | #define I915_BOX_FLIP 0x2 | |
154 | #define I915_BOX_WAIT 0x4 | |
155 | #define I915_BOX_TEXTURE_LOAD 0x8 | |
156 | #define I915_BOX_LOST_CONTEXT 0x10 | |
157 | ||
158 | /* I915 specific ioctls | |
159 | * The device specific ioctl range is 0x40 to 0x79. | |
160 | */ | |
161 | #define DRM_I915_INIT 0x00 | |
162 | #define DRM_I915_FLUSH 0x01 | |
163 | #define DRM_I915_FLIP 0x02 | |
164 | #define DRM_I915_BATCHBUFFER 0x03 | |
165 | #define DRM_I915_IRQ_EMIT 0x04 | |
166 | #define DRM_I915_IRQ_WAIT 0x05 | |
167 | #define DRM_I915_GETPARAM 0x06 | |
168 | #define DRM_I915_SETPARAM 0x07 | |
169 | #define DRM_I915_ALLOC 0x08 | |
170 | #define DRM_I915_FREE 0x09 | |
171 | #define DRM_I915_INIT_HEAP 0x0a | |
172 | #define DRM_I915_CMDBUFFER 0x0b | |
de227f5f | 173 | #define DRM_I915_DESTROY_HEAP 0x0c |
702880f2 DA |
174 | #define DRM_I915_SET_VBLANK_PIPE 0x0d |
175 | #define DRM_I915_GET_VBLANK_PIPE 0x0e | |
a6b54f3f | 176 | #define DRM_I915_VBLANK_SWAP 0x0f |
dc7a9319 | 177 | #define DRM_I915_HWS_ADDR 0x11 |
673a394b EA |
178 | #define DRM_I915_GEM_INIT 0x13 |
179 | #define DRM_I915_GEM_EXECBUFFER 0x14 | |
180 | #define DRM_I915_GEM_PIN 0x15 | |
181 | #define DRM_I915_GEM_UNPIN 0x16 | |
182 | #define DRM_I915_GEM_BUSY 0x17 | |
183 | #define DRM_I915_GEM_THROTTLE 0x18 | |
184 | #define DRM_I915_GEM_ENTERVT 0x19 | |
185 | #define DRM_I915_GEM_LEAVEVT 0x1a | |
186 | #define DRM_I915_GEM_CREATE 0x1b | |
187 | #define DRM_I915_GEM_PREAD 0x1c | |
188 | #define DRM_I915_GEM_PWRITE 0x1d | |
189 | #define DRM_I915_GEM_MMAP 0x1e | |
190 | #define DRM_I915_GEM_SET_DOMAIN 0x1f | |
191 | #define DRM_I915_GEM_SW_FINISH 0x20 | |
192 | #define DRM_I915_GEM_SET_TILING 0x21 | |
193 | #define DRM_I915_GEM_GET_TILING 0x22 | |
5a125c3c | 194 | #define DRM_I915_GEM_GET_APERTURE 0x23 |
de151cf6 | 195 | #define DRM_I915_GEM_MMAP_GTT 0x24 |
08d7b3d1 | 196 | #define DRM_I915_GET_PIPE_FROM_CRTC_ID 0x25 |
3ef94daa | 197 | #define DRM_I915_GEM_MADVISE 0x26 |
02e792fb DV |
198 | #define DRM_I915_OVERLAY_PUT_IMAGE 0x27 |
199 | #define DRM_I915_OVERLAY_ATTRS 0x28 | |
76446cac | 200 | #define DRM_I915_GEM_EXECBUFFER2 0x29 |
1da177e4 LT |
201 | |
202 | #define DRM_IOCTL_I915_INIT DRM_IOW( DRM_COMMAND_BASE + DRM_I915_INIT, drm_i915_init_t) | |
203 | #define DRM_IOCTL_I915_FLUSH DRM_IO ( DRM_COMMAND_BASE + DRM_I915_FLUSH) | |
af6061af | 204 | #define DRM_IOCTL_I915_FLIP DRM_IO ( DRM_COMMAND_BASE + DRM_I915_FLIP) |
1da177e4 LT |
205 | #define DRM_IOCTL_I915_BATCHBUFFER DRM_IOW( DRM_COMMAND_BASE + DRM_I915_BATCHBUFFER, drm_i915_batchbuffer_t) |
206 | #define DRM_IOCTL_I915_IRQ_EMIT DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_IRQ_EMIT, drm_i915_irq_emit_t) | |
207 | #define DRM_IOCTL_I915_IRQ_WAIT DRM_IOW( DRM_COMMAND_BASE + DRM_I915_IRQ_WAIT, drm_i915_irq_wait_t) | |
208 | #define DRM_IOCTL_I915_GETPARAM DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GETPARAM, drm_i915_getparam_t) | |
209 | #define DRM_IOCTL_I915_SETPARAM DRM_IOW( DRM_COMMAND_BASE + DRM_I915_SETPARAM, drm_i915_setparam_t) | |
210 | #define DRM_IOCTL_I915_ALLOC DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_ALLOC, drm_i915_mem_alloc_t) | |
211 | #define DRM_IOCTL_I915_FREE DRM_IOW( DRM_COMMAND_BASE + DRM_I915_FREE, drm_i915_mem_free_t) | |
212 | #define DRM_IOCTL_I915_INIT_HEAP DRM_IOW( DRM_COMMAND_BASE + DRM_I915_INIT_HEAP, drm_i915_mem_init_heap_t) | |
213 | #define DRM_IOCTL_I915_CMDBUFFER DRM_IOW( DRM_COMMAND_BASE + DRM_I915_CMDBUFFER, drm_i915_cmdbuffer_t) | |
de227f5f | 214 | #define DRM_IOCTL_I915_DESTROY_HEAP DRM_IOW( DRM_COMMAND_BASE + DRM_I915_DESTROY_HEAP, drm_i915_mem_destroy_heap_t) |
702880f2 DA |
215 | #define DRM_IOCTL_I915_SET_VBLANK_PIPE DRM_IOW( DRM_COMMAND_BASE + DRM_I915_SET_VBLANK_PIPE, drm_i915_vblank_pipe_t) |
216 | #define DRM_IOCTL_I915_GET_VBLANK_PIPE DRM_IOR( DRM_COMMAND_BASE + DRM_I915_GET_VBLANK_PIPE, drm_i915_vblank_pipe_t) | |
541f29aa | 217 | #define DRM_IOCTL_I915_VBLANK_SWAP DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_VBLANK_SWAP, drm_i915_vblank_swap_t) |
1b2f1489 | 218 | #define DRM_IOCTL_I915_HWS_ADDR DRM_IOW(DRM_COMMAND_BASE + DRM_I915_HWS_ADDR, struct drm_i915_gem_init) |
8d391aa4 EA |
219 | #define DRM_IOCTL_I915_GEM_INIT DRM_IOW(DRM_COMMAND_BASE + DRM_I915_GEM_INIT, struct drm_i915_gem_init) |
220 | #define DRM_IOCTL_I915_GEM_EXECBUFFER DRM_IOW(DRM_COMMAND_BASE + DRM_I915_GEM_EXECBUFFER, struct drm_i915_gem_execbuffer) | |
76446cac | 221 | #define DRM_IOCTL_I915_GEM_EXECBUFFER2 DRM_IOW(DRM_COMMAND_BASE + DRM_I915_GEM_EXECBUFFER2, struct drm_i915_gem_execbuffer2) |
673a394b EA |
222 | #define DRM_IOCTL_I915_GEM_PIN DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GEM_PIN, struct drm_i915_gem_pin) |
223 | #define DRM_IOCTL_I915_GEM_UNPIN DRM_IOW(DRM_COMMAND_BASE + DRM_I915_GEM_UNPIN, struct drm_i915_gem_unpin) | |
224 | #define DRM_IOCTL_I915_GEM_BUSY DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GEM_BUSY, struct drm_i915_gem_busy) | |
225 | #define DRM_IOCTL_I915_GEM_THROTTLE DRM_IO ( DRM_COMMAND_BASE + DRM_I915_GEM_THROTTLE) | |
226 | #define DRM_IOCTL_I915_GEM_ENTERVT DRM_IO(DRM_COMMAND_BASE + DRM_I915_GEM_ENTERVT) | |
227 | #define DRM_IOCTL_I915_GEM_LEAVEVT DRM_IO(DRM_COMMAND_BASE + DRM_I915_GEM_LEAVEVT) | |
228 | #define DRM_IOCTL_I915_GEM_CREATE DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GEM_CREATE, struct drm_i915_gem_create) | |
229 | #define DRM_IOCTL_I915_GEM_PREAD DRM_IOW (DRM_COMMAND_BASE + DRM_I915_GEM_PREAD, struct drm_i915_gem_pread) | |
230 | #define DRM_IOCTL_I915_GEM_PWRITE DRM_IOW (DRM_COMMAND_BASE + DRM_I915_GEM_PWRITE, struct drm_i915_gem_pwrite) | |
231 | #define DRM_IOCTL_I915_GEM_MMAP DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GEM_MMAP, struct drm_i915_gem_mmap) | |
de151cf6 | 232 | #define DRM_IOCTL_I915_GEM_MMAP_GTT DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GEM_MMAP_GTT, struct drm_i915_gem_mmap_gtt) |
673a394b EA |
233 | #define DRM_IOCTL_I915_GEM_SET_DOMAIN DRM_IOW (DRM_COMMAND_BASE + DRM_I915_GEM_SET_DOMAIN, struct drm_i915_gem_set_domain) |
234 | #define DRM_IOCTL_I915_GEM_SW_FINISH DRM_IOW (DRM_COMMAND_BASE + DRM_I915_GEM_SW_FINISH, struct drm_i915_gem_sw_finish) | |
235 | #define DRM_IOCTL_I915_GEM_SET_TILING DRM_IOWR (DRM_COMMAND_BASE + DRM_I915_GEM_SET_TILING, struct drm_i915_gem_set_tiling) | |
236 | #define DRM_IOCTL_I915_GEM_GET_TILING DRM_IOWR (DRM_COMMAND_BASE + DRM_I915_GEM_GET_TILING, struct drm_i915_gem_get_tiling) | |
5a125c3c | 237 | #define DRM_IOCTL_I915_GEM_GET_APERTURE DRM_IOR (DRM_COMMAND_BASE + DRM_I915_GEM_GET_APERTURE, struct drm_i915_gem_get_aperture) |
04b2d218 | 238 | #define DRM_IOCTL_I915_GET_PIPE_FROM_CRTC_ID DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GET_PIPE_FROM_CRTC_ID, struct drm_i915_get_pipe_from_crtc_id) |
3ef94daa | 239 | #define DRM_IOCTL_I915_GEM_MADVISE DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GEM_MADVISE, struct drm_i915_gem_madvise) |
02e792fb DV |
240 | #define DRM_IOCTL_I915_OVERLAY_PUT_IMAGE DRM_IOW(DRM_COMMAND_BASE + DRM_IOCTL_I915_OVERLAY_ATTRS, struct drm_intel_overlay_put_image) |
241 | #define DRM_IOCTL_I915_OVERLAY_ATTRS DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_OVERLAY_ATTRS, struct drm_intel_overlay_attrs) | |
1da177e4 LT |
242 | |
243 | /* Allow drivers to submit batchbuffers directly to hardware, relying | |
244 | * on the security mechanisms provided by hardware. | |
245 | */ | |
79e53945 | 246 | typedef struct drm_i915_batchbuffer { |
1da177e4 LT |
247 | int start; /* agp offset */ |
248 | int used; /* nr bytes in use */ | |
249 | int DR1; /* hw flags for GFX_OP_DRAWRECT_INFO */ | |
250 | int DR4; /* window origin for GFX_OP_DRAWRECT_INFO */ | |
251 | int num_cliprects; /* mulitpass with multiple cliprects? */ | |
c60ce623 | 252 | struct drm_clip_rect __user *cliprects; /* pointer to userspace cliprects */ |
1da177e4 LT |
253 | } drm_i915_batchbuffer_t; |
254 | ||
255 | /* As above, but pass a pointer to userspace buffer which can be | |
256 | * validated by the kernel prior to sending to hardware. | |
257 | */ | |
258 | typedef struct _drm_i915_cmdbuffer { | |
259 | char __user *buf; /* pointer to userspace command buffer */ | |
260 | int sz; /* nr bytes in buf */ | |
261 | int DR1; /* hw flags for GFX_OP_DRAWRECT_INFO */ | |
262 | int DR4; /* window origin for GFX_OP_DRAWRECT_INFO */ | |
263 | int num_cliprects; /* mulitpass with multiple cliprects? */ | |
c60ce623 | 264 | struct drm_clip_rect __user *cliprects; /* pointer to userspace cliprects */ |
1da177e4 LT |
265 | } drm_i915_cmdbuffer_t; |
266 | ||
267 | /* Userspace can request & wait on irq's: | |
268 | */ | |
269 | typedef struct drm_i915_irq_emit { | |
270 | int __user *irq_seq; | |
271 | } drm_i915_irq_emit_t; | |
272 | ||
273 | typedef struct drm_i915_irq_wait { | |
274 | int irq_seq; | |
275 | } drm_i915_irq_wait_t; | |
276 | ||
277 | /* Ioctl to query kernel params: | |
278 | */ | |
279 | #define I915_PARAM_IRQ_ACTIVE 1 | |
280 | #define I915_PARAM_ALLOW_BATCHBUFFER 2 | |
0d6aa60b | 281 | #define I915_PARAM_LAST_DISPATCH 3 |
ed4c9c4a | 282 | #define I915_PARAM_CHIPSET_ID 4 |
673a394b | 283 | #define I915_PARAM_HAS_GEM 5 |
0f973f27 | 284 | #define I915_PARAM_NUM_FENCES_AVAIL 6 |
02e792fb | 285 | #define I915_PARAM_HAS_OVERLAY 7 |
e9560f7c | 286 | #define I915_PARAM_HAS_PAGEFLIPPING 8 |
76446cac | 287 | #define I915_PARAM_HAS_EXECBUF2 9 |
e3a815fc | 288 | #define I915_PARAM_HAS_BSD 10 |
1da177e4 LT |
289 | |
290 | typedef struct drm_i915_getparam { | |
291 | int param; | |
292 | int __user *value; | |
293 | } drm_i915_getparam_t; | |
294 | ||
295 | /* Ioctl to set kernel params: | |
296 | */ | |
297 | #define I915_SETPARAM_USE_MI_BATCHBUFFER_START 1 | |
298 | #define I915_SETPARAM_TEX_LRU_LOG_GRANULARITY 2 | |
299 | #define I915_SETPARAM_ALLOW_BATCHBUFFER 3 | |
0f973f27 | 300 | #define I915_SETPARAM_NUM_USED_FENCES 4 |
1da177e4 LT |
301 | |
302 | typedef struct drm_i915_setparam { | |
303 | int param; | |
304 | int value; | |
305 | } drm_i915_setparam_t; | |
306 | ||
307 | /* A memory manager for regions of shared memory: | |
308 | */ | |
309 | #define I915_MEM_REGION_AGP 1 | |
310 | ||
311 | typedef struct drm_i915_mem_alloc { | |
312 | int region; | |
313 | int alignment; | |
314 | int size; | |
315 | int __user *region_offset; /* offset from start of fb or agp */ | |
316 | } drm_i915_mem_alloc_t; | |
317 | ||
318 | typedef struct drm_i915_mem_free { | |
319 | int region; | |
320 | int region_offset; | |
321 | } drm_i915_mem_free_t; | |
322 | ||
323 | typedef struct drm_i915_mem_init_heap { | |
324 | int region; | |
325 | int size; | |
326 | int start; | |
327 | } drm_i915_mem_init_heap_t; | |
328 | ||
de227f5f DA |
329 | /* Allow memory manager to be torn down and re-initialized (eg on |
330 | * rotate): | |
331 | */ | |
332 | typedef struct drm_i915_mem_destroy_heap { | |
333 | int region; | |
334 | } drm_i915_mem_destroy_heap_t; | |
335 | ||
702880f2 DA |
336 | /* Allow X server to configure which pipes to monitor for vblank signals |
337 | */ | |
338 | #define DRM_I915_VBLANK_PIPE_A 1 | |
339 | #define DRM_I915_VBLANK_PIPE_B 2 | |
340 | ||
341 | typedef struct drm_i915_vblank_pipe { | |
342 | int pipe; | |
343 | } drm_i915_vblank_pipe_t; | |
344 | ||
a6b54f3f MD |
345 | /* Schedule buffer swap at given vertical blank: |
346 | */ | |
347 | typedef struct drm_i915_vblank_swap { | |
348 | drm_drawable_t drawable; | |
c60ce623 | 349 | enum drm_vblank_seq_type seqtype; |
a6b54f3f MD |
350 | unsigned int sequence; |
351 | } drm_i915_vblank_swap_t; | |
352 | ||
dc7a9319 | 353 | typedef struct drm_i915_hws_addr { |
1d7f83d5 | 354 | __u64 addr; |
dc7a9319 WZ |
355 | } drm_i915_hws_addr_t; |
356 | ||
673a394b EA |
357 | struct drm_i915_gem_init { |
358 | /** | |
359 | * Beginning offset in the GTT to be managed by the DRM memory | |
360 | * manager. | |
361 | */ | |
1d7f83d5 | 362 | __u64 gtt_start; |
673a394b EA |
363 | /** |
364 | * Ending offset in the GTT to be managed by the DRM memory | |
365 | * manager. | |
366 | */ | |
1d7f83d5 | 367 | __u64 gtt_end; |
673a394b EA |
368 | }; |
369 | ||
370 | struct drm_i915_gem_create { | |
371 | /** | |
372 | * Requested size for the object. | |
373 | * | |
374 | * The (page-aligned) allocated size for the object will be returned. | |
375 | */ | |
1d7f83d5 | 376 | __u64 size; |
673a394b EA |
377 | /** |
378 | * Returned handle for the object. | |
379 | * | |
380 | * Object handles are nonzero. | |
381 | */ | |
1d7f83d5 AB |
382 | __u32 handle; |
383 | __u32 pad; | |
673a394b EA |
384 | }; |
385 | ||
386 | struct drm_i915_gem_pread { | |
387 | /** Handle for the object being read. */ | |
1d7f83d5 AB |
388 | __u32 handle; |
389 | __u32 pad; | |
673a394b | 390 | /** Offset into the object to read from */ |
1d7f83d5 | 391 | __u64 offset; |
673a394b | 392 | /** Length of data to read */ |
1d7f83d5 | 393 | __u64 size; |
673a394b EA |
394 | /** |
395 | * Pointer to write the data into. | |
396 | * | |
397 | * This is a fixed-size type for 32/64 compatibility. | |
398 | */ | |
1d7f83d5 | 399 | __u64 data_ptr; |
673a394b EA |
400 | }; |
401 | ||
402 | struct drm_i915_gem_pwrite { | |
403 | /** Handle for the object being written to. */ | |
1d7f83d5 AB |
404 | __u32 handle; |
405 | __u32 pad; | |
673a394b | 406 | /** Offset into the object to write to */ |
1d7f83d5 | 407 | __u64 offset; |
673a394b | 408 | /** Length of data to write */ |
1d7f83d5 | 409 | __u64 size; |
673a394b EA |
410 | /** |
411 | * Pointer to read the data from. | |
412 | * | |
413 | * This is a fixed-size type for 32/64 compatibility. | |
414 | */ | |
1d7f83d5 | 415 | __u64 data_ptr; |
673a394b EA |
416 | }; |
417 | ||
418 | struct drm_i915_gem_mmap { | |
419 | /** Handle for the object being mapped. */ | |
1d7f83d5 AB |
420 | __u32 handle; |
421 | __u32 pad; | |
673a394b | 422 | /** Offset in the object to map. */ |
1d7f83d5 | 423 | __u64 offset; |
673a394b EA |
424 | /** |
425 | * Length of data to map. | |
426 | * | |
427 | * The value will be page-aligned. | |
428 | */ | |
1d7f83d5 | 429 | __u64 size; |
673a394b EA |
430 | /** |
431 | * Returned pointer the data was mapped at. | |
432 | * | |
433 | * This is a fixed-size type for 32/64 compatibility. | |
434 | */ | |
1d7f83d5 | 435 | __u64 addr_ptr; |
673a394b EA |
436 | }; |
437 | ||
de151cf6 JB |
438 | struct drm_i915_gem_mmap_gtt { |
439 | /** Handle for the object being mapped. */ | |
1d7f83d5 AB |
440 | __u32 handle; |
441 | __u32 pad; | |
de151cf6 JB |
442 | /** |
443 | * Fake offset to use for subsequent mmap call | |
444 | * | |
445 | * This is a fixed-size type for 32/64 compatibility. | |
446 | */ | |
1d7f83d5 | 447 | __u64 offset; |
de151cf6 JB |
448 | }; |
449 | ||
673a394b EA |
450 | struct drm_i915_gem_set_domain { |
451 | /** Handle for the object */ | |
1d7f83d5 | 452 | __u32 handle; |
673a394b EA |
453 | |
454 | /** New read domains */ | |
1d7f83d5 | 455 | __u32 read_domains; |
673a394b EA |
456 | |
457 | /** New write domain */ | |
1d7f83d5 | 458 | __u32 write_domain; |
673a394b EA |
459 | }; |
460 | ||
461 | struct drm_i915_gem_sw_finish { | |
462 | /** Handle for the object */ | |
1d7f83d5 | 463 | __u32 handle; |
673a394b EA |
464 | }; |
465 | ||
466 | struct drm_i915_gem_relocation_entry { | |
467 | /** | |
468 | * Handle of the buffer being pointed to by this relocation entry. | |
469 | * | |
470 | * It's appealing to make this be an index into the mm_validate_entry | |
471 | * list to refer to the buffer, but this allows the driver to create | |
472 | * a relocation list for state buffers and not re-write it per | |
473 | * exec using the buffer. | |
474 | */ | |
1d7f83d5 | 475 | __u32 target_handle; |
673a394b EA |
476 | |
477 | /** | |
478 | * Value to be added to the offset of the target buffer to make up | |
479 | * the relocation entry. | |
480 | */ | |
1d7f83d5 | 481 | __u32 delta; |
673a394b EA |
482 | |
483 | /** Offset in the buffer the relocation entry will be written into */ | |
1d7f83d5 | 484 | __u64 offset; |
673a394b EA |
485 | |
486 | /** | |
487 | * Offset value of the target buffer that the relocation entry was last | |
488 | * written as. | |
489 | * | |
490 | * If the buffer has the same offset as last time, we can skip syncing | |
491 | * and writing the relocation. This value is written back out by | |
492 | * the execbuffer ioctl when the relocation is written. | |
493 | */ | |
1d7f83d5 | 494 | __u64 presumed_offset; |
673a394b EA |
495 | |
496 | /** | |
497 | * Target memory domains read by this operation. | |
498 | */ | |
1d7f83d5 | 499 | __u32 read_domains; |
673a394b EA |
500 | |
501 | /** | |
502 | * Target memory domains written by this operation. | |
503 | * | |
504 | * Note that only one domain may be written by the whole | |
505 | * execbuffer operation, so that where there are conflicts, | |
506 | * the application will get -EINVAL back. | |
507 | */ | |
1d7f83d5 | 508 | __u32 write_domain; |
673a394b EA |
509 | }; |
510 | ||
511 | /** @{ | |
512 | * Intel memory domains | |
513 | * | |
514 | * Most of these just align with the various caches in | |
515 | * the system and are used to flush and invalidate as | |
516 | * objects end up cached in different domains. | |
517 | */ | |
518 | /** CPU cache */ | |
519 | #define I915_GEM_DOMAIN_CPU 0x00000001 | |
520 | /** Render cache, used by 2D and 3D drawing */ | |
521 | #define I915_GEM_DOMAIN_RENDER 0x00000002 | |
522 | /** Sampler cache, used by texture engine */ | |
523 | #define I915_GEM_DOMAIN_SAMPLER 0x00000004 | |
524 | /** Command queue, used to load batch buffers */ | |
525 | #define I915_GEM_DOMAIN_COMMAND 0x00000008 | |
526 | /** Instruction cache, used by shader programs */ | |
527 | #define I915_GEM_DOMAIN_INSTRUCTION 0x00000010 | |
528 | /** Vertex address cache */ | |
529 | #define I915_GEM_DOMAIN_VERTEX 0x00000020 | |
530 | /** GTT domain - aperture and scanout */ | |
531 | #define I915_GEM_DOMAIN_GTT 0x00000040 | |
532 | /** @} */ | |
533 | ||
534 | struct drm_i915_gem_exec_object { | |
535 | /** | |
536 | * User's handle for a buffer to be bound into the GTT for this | |
537 | * operation. | |
538 | */ | |
1d7f83d5 | 539 | __u32 handle; |
673a394b EA |
540 | |
541 | /** Number of relocations to be performed on this buffer */ | |
1d7f83d5 | 542 | __u32 relocation_count; |
673a394b EA |
543 | /** |
544 | * Pointer to array of struct drm_i915_gem_relocation_entry containing | |
545 | * the relocations to be performed in this buffer. | |
546 | */ | |
1d7f83d5 | 547 | __u64 relocs_ptr; |
673a394b EA |
548 | |
549 | /** Required alignment in graphics aperture */ | |
1d7f83d5 | 550 | __u64 alignment; |
673a394b EA |
551 | |
552 | /** | |
553 | * Returned value of the updated offset of the object, for future | |
554 | * presumed_offset writes. | |
555 | */ | |
1d7f83d5 | 556 | __u64 offset; |
673a394b EA |
557 | }; |
558 | ||
559 | struct drm_i915_gem_execbuffer { | |
560 | /** | |
561 | * List of buffers to be validated with their relocations to be | |
562 | * performend on them. | |
563 | * | |
564 | * This is a pointer to an array of struct drm_i915_gem_validate_entry. | |
565 | * | |
566 | * These buffers must be listed in an order such that all relocations | |
567 | * a buffer is performing refer to buffers that have already appeared | |
568 | * in the validate list. | |
569 | */ | |
1d7f83d5 AB |
570 | __u64 buffers_ptr; |
571 | __u32 buffer_count; | |
673a394b EA |
572 | |
573 | /** Offset in the batchbuffer to start execution from. */ | |
1d7f83d5 | 574 | __u32 batch_start_offset; |
673a394b | 575 | /** Bytes used in batchbuffer from batch_start_offset */ |
1d7f83d5 AB |
576 | __u32 batch_len; |
577 | __u32 DR1; | |
578 | __u32 DR4; | |
579 | __u32 num_cliprects; | |
673a394b | 580 | /** This is a struct drm_clip_rect *cliprects */ |
1d7f83d5 | 581 | __u64 cliprects_ptr; |
673a394b EA |
582 | }; |
583 | ||
76446cac JB |
584 | struct drm_i915_gem_exec_object2 { |
585 | /** | |
586 | * User's handle for a buffer to be bound into the GTT for this | |
587 | * operation. | |
588 | */ | |
589 | __u32 handle; | |
590 | ||
591 | /** Number of relocations to be performed on this buffer */ | |
592 | __u32 relocation_count; | |
593 | /** | |
594 | * Pointer to array of struct drm_i915_gem_relocation_entry containing | |
595 | * the relocations to be performed in this buffer. | |
596 | */ | |
597 | __u64 relocs_ptr; | |
598 | ||
599 | /** Required alignment in graphics aperture */ | |
600 | __u64 alignment; | |
601 | ||
602 | /** | |
603 | * Returned value of the updated offset of the object, for future | |
604 | * presumed_offset writes. | |
605 | */ | |
606 | __u64 offset; | |
607 | ||
608 | #define EXEC_OBJECT_NEEDS_FENCE (1<<0) | |
609 | __u64 flags; | |
610 | __u64 rsvd1; | |
611 | __u64 rsvd2; | |
612 | }; | |
613 | ||
614 | struct drm_i915_gem_execbuffer2 { | |
615 | /** | |
616 | * List of gem_exec_object2 structs | |
617 | */ | |
618 | __u64 buffers_ptr; | |
619 | __u32 buffer_count; | |
620 | ||
621 | /** Offset in the batchbuffer to start execution from. */ | |
622 | __u32 batch_start_offset; | |
623 | /** Bytes used in batchbuffer from batch_start_offset */ | |
624 | __u32 batch_len; | |
625 | __u32 DR1; | |
626 | __u32 DR4; | |
627 | __u32 num_cliprects; | |
628 | /** This is a struct drm_clip_rect *cliprects */ | |
629 | __u64 cliprects_ptr; | |
8187a2b7 ZN |
630 | #define I915_EXEC_RENDER (1<<0) |
631 | #define I915_EXEC_BSD (1<<1) | |
632 | __u64 flags; | |
76446cac JB |
633 | __u64 rsvd1; |
634 | __u64 rsvd2; | |
635 | }; | |
636 | ||
673a394b EA |
637 | struct drm_i915_gem_pin { |
638 | /** Handle of the buffer to be pinned. */ | |
1d7f83d5 AB |
639 | __u32 handle; |
640 | __u32 pad; | |
673a394b EA |
641 | |
642 | /** alignment required within the aperture */ | |
1d7f83d5 | 643 | __u64 alignment; |
673a394b EA |
644 | |
645 | /** Returned GTT offset of the buffer. */ | |
1d7f83d5 | 646 | __u64 offset; |
673a394b EA |
647 | }; |
648 | ||
649 | struct drm_i915_gem_unpin { | |
650 | /** Handle of the buffer to be unpinned. */ | |
1d7f83d5 AB |
651 | __u32 handle; |
652 | __u32 pad; | |
673a394b EA |
653 | }; |
654 | ||
655 | struct drm_i915_gem_busy { | |
656 | /** Handle of the buffer to check for busy */ | |
1d7f83d5 | 657 | __u32 handle; |
673a394b EA |
658 | |
659 | /** Return busy status (1 if busy, 0 if idle) */ | |
1d7f83d5 | 660 | __u32 busy; |
673a394b EA |
661 | }; |
662 | ||
663 | #define I915_TILING_NONE 0 | |
664 | #define I915_TILING_X 1 | |
665 | #define I915_TILING_Y 2 | |
666 | ||
667 | #define I915_BIT_6_SWIZZLE_NONE 0 | |
668 | #define I915_BIT_6_SWIZZLE_9 1 | |
669 | #define I915_BIT_6_SWIZZLE_9_10 2 | |
670 | #define I915_BIT_6_SWIZZLE_9_11 3 | |
671 | #define I915_BIT_6_SWIZZLE_9_10_11 4 | |
672 | /* Not seen by userland */ | |
673 | #define I915_BIT_6_SWIZZLE_UNKNOWN 5 | |
280b713b EA |
674 | /* Seen by userland. */ |
675 | #define I915_BIT_6_SWIZZLE_9_17 6 | |
676 | #define I915_BIT_6_SWIZZLE_9_10_17 7 | |
673a394b EA |
677 | |
678 | struct drm_i915_gem_set_tiling { | |
679 | /** Handle of the buffer to have its tiling state updated */ | |
1d7f83d5 | 680 | __u32 handle; |
673a394b EA |
681 | |
682 | /** | |
683 | * Tiling mode for the object (I915_TILING_NONE, I915_TILING_X, | |
684 | * I915_TILING_Y). | |
685 | * | |
686 | * This value is to be set on request, and will be updated by the | |
687 | * kernel on successful return with the actual chosen tiling layout. | |
688 | * | |
689 | * The tiling mode may be demoted to I915_TILING_NONE when the system | |
690 | * has bit 6 swizzling that can't be managed correctly by GEM. | |
691 | * | |
692 | * Buffer contents become undefined when changing tiling_mode. | |
693 | */ | |
1d7f83d5 | 694 | __u32 tiling_mode; |
673a394b EA |
695 | |
696 | /** | |
697 | * Stride in bytes for the object when in I915_TILING_X or | |
698 | * I915_TILING_Y. | |
699 | */ | |
1d7f83d5 | 700 | __u32 stride; |
673a394b EA |
701 | |
702 | /** | |
703 | * Returned address bit 6 swizzling required for CPU access through | |
704 | * mmap mapping. | |
705 | */ | |
1d7f83d5 | 706 | __u32 swizzle_mode; |
673a394b EA |
707 | }; |
708 | ||
709 | struct drm_i915_gem_get_tiling { | |
710 | /** Handle of the buffer to get tiling state for. */ | |
1d7f83d5 | 711 | __u32 handle; |
673a394b EA |
712 | |
713 | /** | |
714 | * Current tiling mode for the object (I915_TILING_NONE, I915_TILING_X, | |
715 | * I915_TILING_Y). | |
716 | */ | |
1d7f83d5 | 717 | __u32 tiling_mode; |
673a394b EA |
718 | |
719 | /** | |
720 | * Returned address bit 6 swizzling required for CPU access through | |
721 | * mmap mapping. | |
722 | */ | |
1d7f83d5 | 723 | __u32 swizzle_mode; |
673a394b EA |
724 | }; |
725 | ||
5a125c3c EA |
726 | struct drm_i915_gem_get_aperture { |
727 | /** Total size of the aperture used by i915_gem_execbuffer, in bytes */ | |
1d7f83d5 | 728 | __u64 aper_size; |
5a125c3c EA |
729 | |
730 | /** | |
731 | * Available space in the aperture used by i915_gem_execbuffer, in | |
732 | * bytes | |
733 | */ | |
1d7f83d5 | 734 | __u64 aper_available_size; |
5a125c3c EA |
735 | }; |
736 | ||
08d7b3d1 CW |
737 | struct drm_i915_get_pipe_from_crtc_id { |
738 | /** ID of CRTC being requested **/ | |
739 | __u32 crtc_id; | |
740 | ||
741 | /** pipe of requested CRTC **/ | |
742 | __u32 pipe; | |
743 | }; | |
744 | ||
3ef94daa CW |
745 | #define I915_MADV_WILLNEED 0 |
746 | #define I915_MADV_DONTNEED 1 | |
bb6baf76 | 747 | #define __I915_MADV_PURGED 2 /* internal state */ |
3ef94daa CW |
748 | |
749 | struct drm_i915_gem_madvise { | |
750 | /** Handle of the buffer to change the backing store advice */ | |
751 | __u32 handle; | |
752 | ||
753 | /* Advice: either the buffer will be needed again in the near future, | |
754 | * or wont be and could be discarded under memory pressure. | |
755 | */ | |
756 | __u32 madv; | |
757 | ||
758 | /** Whether the backing store still exists. */ | |
759 | __u32 retained; | |
760 | }; | |
761 | ||
02e792fb DV |
762 | /* flags */ |
763 | #define I915_OVERLAY_TYPE_MASK 0xff | |
764 | #define I915_OVERLAY_YUV_PLANAR 0x01 | |
765 | #define I915_OVERLAY_YUV_PACKED 0x02 | |
766 | #define I915_OVERLAY_RGB 0x03 | |
767 | ||
768 | #define I915_OVERLAY_DEPTH_MASK 0xff00 | |
769 | #define I915_OVERLAY_RGB24 0x1000 | |
770 | #define I915_OVERLAY_RGB16 0x2000 | |
771 | #define I915_OVERLAY_RGB15 0x3000 | |
772 | #define I915_OVERLAY_YUV422 0x0100 | |
773 | #define I915_OVERLAY_YUV411 0x0200 | |
774 | #define I915_OVERLAY_YUV420 0x0300 | |
775 | #define I915_OVERLAY_YUV410 0x0400 | |
776 | ||
777 | #define I915_OVERLAY_SWAP_MASK 0xff0000 | |
778 | #define I915_OVERLAY_NO_SWAP 0x000000 | |
779 | #define I915_OVERLAY_UV_SWAP 0x010000 | |
780 | #define I915_OVERLAY_Y_SWAP 0x020000 | |
781 | #define I915_OVERLAY_Y_AND_UV_SWAP 0x030000 | |
782 | ||
783 | #define I915_OVERLAY_FLAGS_MASK 0xff000000 | |
784 | #define I915_OVERLAY_ENABLE 0x01000000 | |
785 | ||
786 | struct drm_intel_overlay_put_image { | |
787 | /* various flags and src format description */ | |
788 | __u32 flags; | |
789 | /* source picture description */ | |
790 | __u32 bo_handle; | |
791 | /* stride values and offsets are in bytes, buffer relative */ | |
792 | __u16 stride_Y; /* stride for packed formats */ | |
793 | __u16 stride_UV; | |
794 | __u32 offset_Y; /* offset for packet formats */ | |
795 | __u32 offset_U; | |
796 | __u32 offset_V; | |
797 | /* in pixels */ | |
798 | __u16 src_width; | |
799 | __u16 src_height; | |
800 | /* to compensate the scaling factors for partially covered surfaces */ | |
801 | __u16 src_scan_width; | |
802 | __u16 src_scan_height; | |
803 | /* output crtc description */ | |
804 | __u32 crtc_id; | |
805 | __u16 dst_x; | |
806 | __u16 dst_y; | |
807 | __u16 dst_width; | |
808 | __u16 dst_height; | |
809 | }; | |
810 | ||
811 | /* flags */ | |
812 | #define I915_OVERLAY_UPDATE_ATTRS (1<<0) | |
813 | #define I915_OVERLAY_UPDATE_GAMMA (1<<1) | |
814 | struct drm_intel_overlay_attrs { | |
815 | __u32 flags; | |
816 | __u32 color_key; | |
817 | __s32 brightness; | |
818 | __u32 contrast; | |
819 | __u32 saturation; | |
820 | __u32 gamma0; | |
821 | __u32 gamma1; | |
822 | __u32 gamma2; | |
823 | __u32 gamma3; | |
824 | __u32 gamma4; | |
825 | __u32 gamma5; | |
826 | }; | |
827 | ||
1da177e4 | 828 | #endif /* _I915_DRM_H_ */ |