]>
Commit | Line | Data |
---|---|---|
1ad2134f | 1 | #ifndef CPU_COMMON_H |
175de524 | 2 | #define CPU_COMMON_H |
1ad2134f | 3 | |
07f35073 | 4 | /* CPU interfaces that are target independent. */ |
1ad2134f | 5 | |
ce927ed9 | 6 | #ifndef CONFIG_USER_ONLY |
022c62cb | 7 | #include "exec/hwaddr.h" |
ce927ed9 | 8 | #endif |
37b76cfd | 9 | |
06445fbd PMD |
10 | /** |
11 | * vaddr: | |
12 | * Type wide enough to contain any #target_ulong virtual address. | |
13 | */ | |
14 | typedef uint64_t vaddr; | |
15 | #define VADDR_PRId PRId64 | |
16 | #define VADDR_PRIu PRIu64 | |
17 | #define VADDR_PRIo PRIo64 | |
18 | #define VADDR_PRIx PRIx64 | |
19 | #define VADDR_PRIX PRIX64 | |
20 | #define VADDR_MAX UINT64_MAX | |
21 | ||
1f269c14 MAL |
22 | void cpu_exec_init_all(void); |
23 | void cpu_exec_step_atomic(CPUState *cpu); | |
24 | ||
b269a708 PMD |
25 | /* Using intptr_t ensures that qemu_*_page_mask is sign-extended even |
26 | * when intptr_t is 32-bit and we are aligning a long long. | |
27 | */ | |
28 | extern uintptr_t qemu_host_page_size; | |
29 | extern intptr_t qemu_host_page_mask; | |
30 | ||
31 | #define HOST_PAGE_ALIGN(addr) ROUND_UP((addr), qemu_host_page_size) | |
8e3b0cbb | 32 | #define REAL_HOST_PAGE_ALIGN(addr) ROUND_UP((addr), qemu_real_host_page_size()) |
b269a708 | 33 | |
0ac20318 | 34 | /* The CPU list lock nests outside page_(un)lock or mmap_(un)lock */ |
370ed600 | 35 | extern QemuMutex qemu_cpu_list_lock; |
267f685b PB |
36 | void qemu_init_cpu_list(void); |
37 | void cpu_list_lock(void); | |
38 | void cpu_list_unlock(void); | |
ab1a161f | 39 | unsigned int cpu_list_generation_id_get(void); |
267f685b | 40 | |
2cd53943 | 41 | void tcg_flush_softmmu_tlb(CPUState *cs); |
a976a99a | 42 | void tcg_flush_jmp_cache(CPUState *cs); |
2cd53943 | 43 | |
d9f24bf5 PB |
44 | void tcg_iommu_init_notifier_list(CPUState *cpu); |
45 | void tcg_iommu_free_notifier_list(CPUState *cpu); | |
46 | ||
b3755a91 PB |
47 | #if !defined(CONFIG_USER_ONLY) |
48 | ||
dd310534 AG |
49 | enum device_endian { |
50 | DEVICE_NATIVE_ENDIAN, | |
51 | DEVICE_BIG_ENDIAN, | |
52 | DEVICE_LITTLE_ENDIAN, | |
53 | }; | |
54 | ||
e03b5686 | 55 | #if HOST_BIG_ENDIAN |
c99a29e7 YX |
56 | #define DEVICE_HOST_ENDIAN DEVICE_BIG_ENDIAN |
57 | #else | |
58 | #define DEVICE_HOST_ENDIAN DEVICE_LITTLE_ENDIAN | |
59 | #endif | |
60 | ||
1ad2134f | 61 | /* address in the RAM (different from a physical address) */ |
4be403c8 | 62 | #if defined(CONFIG_XEN_BACKEND) |
f15fbc4b AP |
63 | typedef uint64_t ram_addr_t; |
64 | # define RAM_ADDR_MAX UINT64_MAX | |
65 | # define RAM_ADDR_FMT "%" PRIx64 | |
66 | #else | |
53576999 SW |
67 | typedef uintptr_t ram_addr_t; |
68 | # define RAM_ADDR_MAX UINTPTR_MAX | |
69 | # define RAM_ADDR_FMT "%" PRIxPTR | |
f15fbc4b | 70 | #endif |
1ad2134f PB |
71 | |
72 | /* memory API */ | |
73 | ||
cd19cfa2 | 74 | void qemu_ram_remap(ram_addr_t addr, ram_addr_t length); |
1ad2134f | 75 | /* This should not be used by devices. */ |
07bdaa41 | 76 | ram_addr_t qemu_ram_addr_from_host(void *ptr); |
97e03465 | 77 | ram_addr_t qemu_ram_addr_from_host_nofail(void *ptr); |
e3dd7493 | 78 | RAMBlock *qemu_ram_block_by_name(const char *name); |
422148d3 | 79 | RAMBlock *qemu_ram_block_from_host(void *ptr, bool round_offset, |
f615f396 | 80 | ram_addr_t *offset); |
f90bb71b | 81 | ram_addr_t qemu_ram_block_host_offset(RAMBlock *rb, void *host); |
fa53a0e5 GA |
82 | void qemu_ram_set_idstr(RAMBlock *block, const char *name, DeviceState *dev); |
83 | void qemu_ram_unset_idstr(RAMBlock *block); | |
422148d3 | 84 | const char *qemu_ram_get_idstr(RAMBlock *rb); |
754cb9c0 YK |
85 | void *qemu_ram_get_host_addr(RAMBlock *rb); |
86 | ram_addr_t qemu_ram_get_offset(RAMBlock *rb); | |
87 | ram_addr_t qemu_ram_get_used_length(RAMBlock *rb); | |
082851a3 | 88 | ram_addr_t qemu_ram_get_max_length(RAMBlock *rb); |
463a4ac2 | 89 | bool qemu_ram_is_shared(RAMBlock *rb); |
8dbe22c6 | 90 | bool qemu_ram_is_noreserve(RAMBlock *rb); |
2ce16640 DDAG |
91 | bool qemu_ram_is_uf_zeroable(RAMBlock *rb); |
92 | void qemu_ram_set_uf_zeroable(RAMBlock *rb); | |
b895de50 CLG |
93 | bool qemu_ram_is_migratable(RAMBlock *rb); |
94 | void qemu_ram_set_migratable(RAMBlock *rb); | |
95 | void qemu_ram_unset_migratable(RAMBlock *rb); | |
b0182e53 | 96 | bool qemu_ram_is_named_file(RAMBlock *rb); |
6d998f3c | 97 | int qemu_ram_get_fd(RAMBlock *rb); |
2ce16640 | 98 | |
863e9621 | 99 | size_t qemu_ram_pagesize(RAMBlock *block); |
67f11b5c | 100 | size_t qemu_ram_pagesize_largest(void); |
1ad2134f | 101 | |
1f649fe0 PMD |
102 | /** |
103 | * cpu_address_space_init: | |
104 | * @cpu: CPU to add this address space to | |
105 | * @asidx: integer index of this address space | |
106 | * @prefix: prefix to be used as name of address space | |
107 | * @mr: the root memory region of address space | |
108 | * | |
109 | * Add the specified address space to the CPU's cpu_ases list. | |
110 | * The address space added with @asidx 0 is the one used for the | |
111 | * convenience pointer cpu->as. | |
112 | * The target-specific code which registers ASes is responsible | |
113 | * for defining what semantics address space 0, 1, 2, etc have. | |
114 | * | |
115 | * Before the first call to this function, the caller must set | |
116 | * cpu->num_ases to the total number of address spaces it needs | |
117 | * to support. | |
118 | * | |
119 | * Note that with KVM only one address space is supported. | |
120 | */ | |
121 | void cpu_address_space_init(CPUState *cpu, int asidx, | |
122 | const char *prefix, MemoryRegion *mr); | |
123 | ||
d7ef71ef | 124 | void cpu_physical_memory_rw(hwaddr addr, void *buf, |
28c80bfe | 125 | hwaddr len, bool is_write); |
a8170e5e | 126 | static inline void cpu_physical_memory_read(hwaddr addr, |
0c249ff7 | 127 | void *buf, hwaddr len) |
1ad2134f | 128 | { |
85eb7c18 | 129 | cpu_physical_memory_rw(addr, buf, len, false); |
1ad2134f | 130 | } |
a8170e5e | 131 | static inline void cpu_physical_memory_write(hwaddr addr, |
0c249ff7 | 132 | const void *buf, hwaddr len) |
1ad2134f | 133 | { |
85eb7c18 | 134 | cpu_physical_memory_rw(addr, (void *)buf, len, true); |
1ad2134f | 135 | } |
a8170e5e AK |
136 | void *cpu_physical_memory_map(hwaddr addr, |
137 | hwaddr *plen, | |
28c80bfe | 138 | bool is_write); |
a8170e5e | 139 | void cpu_physical_memory_unmap(void *buffer, hwaddr len, |
28c80bfe | 140 | bool is_write, hwaddr access_len); |
e95205e1 FZ |
141 | void cpu_register_map_client(QEMUBH *bh); |
142 | void cpu_unregister_map_client(QEMUBH *bh); | |
1ad2134f | 143 | |
a8170e5e | 144 | bool cpu_physical_memory_is_io(hwaddr phys_addr); |
76f35538 | 145 | |
6842a08e BS |
146 | /* Coalesced MMIO regions are areas where write operations can be reordered. |
147 | * This usually implies that write operations are side-effect free. This allows | |
148 | * batching which can make a major impact on performance when using | |
149 | * virtualization. | |
150 | */ | |
6842a08e BS |
151 | void qemu_flush_coalesced_mmio_buffer(void); |
152 | ||
0c249ff7 | 153 | void cpu_flush_icache_range(hwaddr start, hwaddr len); |
1ad2134f | 154 | |
754cb9c0 | 155 | typedef int (RAMBlockIterFunc)(RAMBlock *rb, void *opaque); |
bd2fa51f | 156 | |
e3807054 | 157 | int qemu_ram_foreach_block(RAMBlockIterFunc func, void *opaque); |
d3a5038c | 158 | int ram_block_discard_range(RAMBlock *rb, uint64_t start, size_t length); |
bd2fa51f | 159 | |
b3755a91 PB |
160 | #endif |
161 | ||
73842ef0 PMD |
162 | /* Returns: 0 on success, -1 on error */ |
163 | int cpu_memory_rw_debug(CPUState *cpu, vaddr addr, | |
164 | void *ptr, size_t len, bool is_write); | |
165 | ||
c5e3c918 | 166 | /* vl.c */ |
c138c3b8 | 167 | void list_cpus(void); |
377bf6f3 | 168 | |
175de524 | 169 | #endif /* CPU_COMMON_H */ |