]>
Commit | Line | Data |
---|---|---|
43e3346e | 1 | /* |
ff90606f | 2 | * ASPEED SoC family |
43e3346e AJ |
3 | * |
4 | * Andrew Jeffery <andrew@aj.id.au> | |
5 | * | |
6 | * Copyright 2016 IBM Corp. | |
7 | * | |
8 | * This code is licensed under the GPL version 2 or later. See | |
9 | * the COPYING file in the top-level directory. | |
10 | */ | |
11 | ||
ff90606f CLG |
12 | #ifndef ASPEED_SOC_H |
13 | #define ASPEED_SOC_H | |
43e3346e | 14 | |
f25c0ae1 | 15 | #include "hw/cpu/a15mpcore.h" |
43e3346e | 16 | #include "hw/intc/aspeed_vic.h" |
334973bb | 17 | #include "hw/misc/aspeed_scu.h" |
199fd623 | 18 | #include "hw/adc/aspeed_adc.h" |
c2da8a8b | 19 | #include "hw/misc/aspeed_sdmc.h" |
118c82e7 | 20 | #include "hw/misc/aspeed_xdma.h" |
43e3346e | 21 | #include "hw/timer/aspeed_timer.h" |
ea5dcf4e | 22 | #include "hw/rtc/aspeed_rtc.h" |
16020011 | 23 | #include "hw/i2c/aspeed_i2c.h" |
7c1c69bc | 24 | #include "hw/ssi/aspeed_smc.h" |
a3888d75 | 25 | #include "hw/misc/aspeed_hace.h" |
013befe1 | 26 | #include "hw/watchdog/wdt_aspeed.h" |
ea337c65 | 27 | #include "hw/net/ftgmac100.h" |
ec150c7e | 28 | #include "target/arm/cpu.h" |
fdcc7c06 | 29 | #include "hw/gpio/aspeed_gpio.h" |
2bea128c | 30 | #include "hw/sd/aspeed_sdhci.h" |
bfdd34f1 | 31 | #include "hw/usb/hcd-ehci.h" |
db1015e9 | 32 | #include "qom/object.h" |
2ecf1726 | 33 | #include "hw/misc/aspeed_lpc.h" |
43e3346e | 34 | |
dbcabeeb | 35 | #define ASPEED_SPIS_NUM 2 |
bfdd34f1 | 36 | #define ASPEED_EHCIS_NUM 2 |
6b2b2a70 | 37 | #define ASPEED_WDTS_NUM 4 |
ece09bee | 38 | #define ASPEED_CPUS_NUM 2 |
d300db02 | 39 | #define ASPEED_MACS_NUM 4 |
dbcabeeb | 40 | |
db1015e9 | 41 | struct AspeedSoCState { |
43e3346e AJ |
42 | /*< private >*/ |
43 | DeviceState parent; | |
44 | ||
45 | /*< public >*/ | |
ece09bee | 46 | ARMCPU cpu[ASPEED_CPUS_NUM]; |
f25c0ae1 | 47 | A15MPPrivState a7mpcore; |
95b56e17 | 48 | MemoryRegion *dram_mr; |
74af4eec | 49 | MemoryRegion sram; |
43e3346e | 50 | AspeedVICState vic; |
75fb4577 | 51 | AspeedRtcState rtc; |
43e3346e | 52 | AspeedTimerCtrlState timerctrl; |
16020011 | 53 | AspeedI2CState i2c; |
334973bb | 54 | AspeedSCUState scu; |
a3888d75 | 55 | AspeedHACEState hace; |
118c82e7 | 56 | AspeedXDMAState xdma; |
199fd623 | 57 | AspeedADCState adc; |
0e5803df | 58 | AspeedSMCState fmc; |
dbcabeeb | 59 | AspeedSMCState spi[ASPEED_SPIS_NUM]; |
bfdd34f1 | 60 | EHCISysBusState ehci[ASPEED_EHCIS_NUM]; |
c2da8a8b | 61 | AspeedSDMCState sdmc; |
f986ee1d | 62 | AspeedWDTState wdt[ASPEED_WDTS_NUM]; |
67340990 | 63 | FTGMAC100State ftgmac100[ASPEED_MACS_NUM]; |
289251b0 | 64 | AspeedMiiState mii[ASPEED_MACS_NUM]; |
fdcc7c06 | 65 | AspeedGPIOState gpio; |
f25c0ae1 | 66 | AspeedGPIOState gpio_1_8v; |
2bea128c | 67 | AspeedSDHCIState sdhci; |
a29e3e12 | 68 | AspeedSDHCIState emmc; |
2ecf1726 | 69 | AspeedLPCState lpc; |
5d63d0c7 | 70 | uint32_t uart_default; |
db1015e9 | 71 | }; |
43e3346e | 72 | |
ff90606f | 73 | #define TYPE_ASPEED_SOC "aspeed-soc" |
a489d195 | 74 | OBJECT_DECLARE_TYPE(AspeedSoCState, AspeedSoCClass, ASPEED_SOC) |
43e3346e | 75 | |
db1015e9 | 76 | struct AspeedSoCClass { |
54ecafb7 CLG |
77 | DeviceClass parent_class; |
78 | ||
b033271f | 79 | const char *name; |
ba1ba5cc | 80 | const char *cpu_type; |
b033271f | 81 | uint32_t silicon_rev; |
74af4eec | 82 | uint64_t sram_size; |
dbcabeeb | 83 | int spis_num; |
bfdd34f1 | 84 | int ehcis_num; |
f986ee1d | 85 | int wdts_num; |
d300db02 | 86 | int macs_num; |
b456b113 | 87 | const int *irqmap; |
d783d1fe | 88 | const hwaddr *memmap; |
ece09bee | 89 | uint32_t num_cpus; |
db1015e9 | 90 | }; |
b033271f | 91 | |
43e3346e | 92 | |
b456b113 | 93 | enum { |
347df6f8 EH |
94 | ASPEED_DEV_IOMEM, |
95 | ASPEED_DEV_UART1, | |
96 | ASPEED_DEV_UART2, | |
97 | ASPEED_DEV_UART3, | |
98 | ASPEED_DEV_UART4, | |
99 | ASPEED_DEV_UART5, | |
100 | ASPEED_DEV_VUART, | |
101 | ASPEED_DEV_FMC, | |
102 | ASPEED_DEV_SPI1, | |
103 | ASPEED_DEV_SPI2, | |
104 | ASPEED_DEV_EHCI1, | |
105 | ASPEED_DEV_EHCI2, | |
106 | ASPEED_DEV_VIC, | |
107 | ASPEED_DEV_SDMC, | |
108 | ASPEED_DEV_SCU, | |
109 | ASPEED_DEV_ADC, | |
110 | ASPEED_DEV_VIDEO, | |
111 | ASPEED_DEV_SRAM, | |
112 | ASPEED_DEV_SDHCI, | |
113 | ASPEED_DEV_GPIO, | |
114 | ASPEED_DEV_GPIO_1_8V, | |
115 | ASPEED_DEV_RTC, | |
116 | ASPEED_DEV_TIMER1, | |
117 | ASPEED_DEV_TIMER2, | |
118 | ASPEED_DEV_TIMER3, | |
119 | ASPEED_DEV_TIMER4, | |
120 | ASPEED_DEV_TIMER5, | |
121 | ASPEED_DEV_TIMER6, | |
122 | ASPEED_DEV_TIMER7, | |
123 | ASPEED_DEV_TIMER8, | |
124 | ASPEED_DEV_WDT, | |
125 | ASPEED_DEV_PWM, | |
126 | ASPEED_DEV_LPC, | |
127 | ASPEED_DEV_IBT, | |
128 | ASPEED_DEV_I2C, | |
129 | ASPEED_DEV_ETH1, | |
130 | ASPEED_DEV_ETH2, | |
131 | ASPEED_DEV_ETH3, | |
132 | ASPEED_DEV_ETH4, | |
133 | ASPEED_DEV_MII1, | |
134 | ASPEED_DEV_MII2, | |
135 | ASPEED_DEV_MII3, | |
136 | ASPEED_DEV_MII4, | |
137 | ASPEED_DEV_SDRAM, | |
138 | ASPEED_DEV_XDMA, | |
139 | ASPEED_DEV_EMMC, | |
c59f781e | 140 | ASPEED_DEV_KCS, |
a3888d75 | 141 | ASPEED_DEV_HACE, |
b456b113 CLG |
142 | }; |
143 | ||
ff90606f | 144 | #endif /* ASPEED_SOC_H */ |